Article | Open | Published:

Understanding contact gating in Schottky barrier transistors from 2D channels

Scientific Reportsvolume 7, Article number: 12596 (2017) | Download Citation


In this article, a novel two-path model is proposed to quantitatively explain sub-threshold characteristics of back-gated Schottky barrier FETs (SB-FETs) from 2D channel materials. The model integrates the “conventional” model for SB-FETs with the phenomenon of contact gating – an effect that significantly affects the carrier injection from the source electrode in back-gated field effect transistors. The two-path model is validated by a careful comparison with experimental characteristics obtained from a large number of back-gated WSe2 devices with various channel thicknesses. Our findings are believed to be of critical importance for the quantitative analysis of many three-terminal devices with ultrathin body channels.


Over the years, fabrication of back-gated (BG-) field-effect transistors (FETs) has become the most common way to build a three-terminal device on emerging materials to investigate their intrinsic properties and to understand the resulting carrier transport1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17. BG-FETs have been an attractive option particularly due to the ease of device fabrication and the resulting high yield. While often not employing a scaled dielectric, there have been numerous instances where a back-gating approach has been utilized for the initial demonstration of novel phenomena such as band-to-band tunneling, the impact of strain or observation of quantum oscillations in 2D systems, to just name a few18,19,20,21,22,23,24,25,26,27. What makes back-gated device structures special is that different from a conventional device layout, the entire channel segment underneath the source/drain contact region is under some influence of the gate. It is this particular behavior that needs to be understood in order for any quantitative device analysis to be relevant, which is the topic of this article.

Since chemical doping of low-dimensional materials is challenging and is still in its infancies, a transistor structure with highly doped source and drain regions connected to a gated channel, as employed for conventional metal-oxide semiconductor (MOS) FETs, is not common for exploratory devices. In fact, source and drain metal contacts are typically directly deposited onto the novel channel material, in this way only making direct contact to the very top. Such a structure when gated is commonly referred to as Schottky barrier (SB)-FET. Frequently, this top-contact design is combined with the use of a heavily doped substrate (e.g. silicon) isolated from the channel through a dielectric (e.g. silicon dioxide) as a large area gate of the device test structure, thus bringing the entire channel, including the source-to-channel and the drain-to-channel region under the gate control. Analyzing this type of structure has been the focus of many research articles and the description of SB-FETs in terms of a gated channel that is connected to a fixed barrier at the metal-to-channel interface (the Schottky barrier) has been successfully employed for a number of model systems including 1D channels like Si nanowires, carbon nanotubes and 2D channels like black phosphorus, MoS2 and alike28,29,30,31,32.

In this article, we will discuss in how far the “conventional” Schottky barrier model31,32 needs to be extended in general to include contact gating, an effect that had been discussed by us in 2009 in the context of graphene devices33, to accurately describe the sub-threshold device characteristics from most two-dimensional (2D) materials. In particular, we propose here a general, physics-based parameter-free model to describe the electrical characteristics of back-gated SB-FETs with 2D channels, and demonstrate its validity by employing it to successfully explain the experimentally obtained characteristics of back-gated WSe2 SB-FETs for various channel thicknesses.

Results and Discussion

Any current ID in an SB-FET can be associated with either: (i) thermal current from purely thermionic carrier injection over the Schottky barrier or (ii) Schottky barrier current due to thermally assisted tunneling of charge carriers through the Schottky barrier. The conventional SB-FET model describes the sub-threshold region (OFF state) of the transfer characteristic (ID-VGS) with the help of a single equation, using Landauer formalism, assuming that the gate’s control only extends over the channel (i.e. without including the segments underneath the source and drain contacts). As per the conventional SB-FET model31,32, the source-injected electron current per unit channel width is given by

$${{\rm{I}}}_{{\rm{D}}}=\frac{2{\rm{q}}}{{\rm{h}}}{\int }_{{{\rm{E}}}_{{\rm{C}}}}^{\infty }{\rm{M}}({\rm{E}}){\rm{T}}({\rm{E}}){\rm{f}}({\rm{E}}){\rm{dE}}$$

where M(E) is the number of modes per unit width given by


For E < Φn, T(E) is the probability of transmission through the Schottky contact as calculated by WKB approximation and is given by

$${\rm{T}}({\rm{E}})=\exp (-\frac{8{\rm{\pi }}}{{\rm{3h}}}\sqrt{2{{\rm{m}}}_{{\rm{e}}}{({{\rm{\Phi }}}_{{\rm{n}}}-{\rm{E}})}^{3}}\frac{{\rm{\lambda }}}{{{\rm{\Phi }}}_{{\rm{n}}}\,-\,{{\rm{E}}}_{{\rm{C}}}})$$

For energies greater than the Schottky barrier height for electrons (Φn), the probability of transmission is unity as this corresponds to pure thermal injection.

In the above equations, E is the electron energy with respect to the metal Fermi level at the source, f(E) is the Fermi function at the source given by

$${\rm{f}}({\rm{E}})={[1+\exp (\frac{{\rm{E}}}{{{\rm{k}}}_{{\rm{B}}}{\rm{T}}})]}^{-1},$$

me is the effective tunneling mass for electrons which is usually expressed as a multiple of the free-electron mass m0, and EC is the gate-bias controlled conduction band minimum in the channel. The gate voltage at which EC = Φn is known as the flat-band voltage (VFB), which separates the thermal injection dominated gate voltage range from the Schottky barrier dominated one. In fact, ID can be divided into two components ICh-B and ISB-T (i.e., ID = ICh-B + ISB-T) where ICh-B is due to thermal injection, limited by the channel potential below flat-band and by the Schottky barrier above flat-band. ISB-T is the additional current injected by tunneling through the Schottky barrier above flat-band (Fig. 1(a)). Since ICh-B flows through the channel even if there is no tunneling through the Schottky barrier, it is regarded as the basic channel current.

Figure 1
Figure 1

(a) Various components of current in the conventional SB-FET model. (b) Schematics of a back-gated WSe2 Schottky barrier FET. (c) Comparison of the experimental device characteristics with simulations based on the conventional SB-FET model. (d) Comparison of SS for the same set of experimental transfer characteristics as in (c).

λ is the characteristic length scale which defines the distance over which the potential changes from the metal-semiconductor interface to the channel. Several equations have been proposed in the literature for λ in an ultrathin-body channel34,35,36, the two prominent ones being: (i) a square root scaling length given by

$${{\rm{\lambda }}}_{{\rm{S}}}=\sqrt{\frac{{{\rm{\varepsilon }}}_{\mathrm{body}-{\rm{x}}}}{{{\rm{\varepsilon }}}_{\mathrm{ox}}}{{\rm{t}}}_{\mathrm{body}}{{\rm{t}}}_{\mathrm{ox}}}$$

and (ii) a generalized scaling length λT, the value of which is obtained by solving the equation

$$\frac{1}{{{\rm{\varepsilon }}}_{{\rm{ox}}}}\,\tan \,[\frac{2{{\rm{t}}}_{{\rm{ox}}}}{{{\rm{\lambda }}}_{{\rm{T}}}}]+\frac{1}{{{\rm{\varepsilon }}}_{{\rm{body}}-{\rm{x}}}}\,\tan \,[\frac{2{{\rm{t}}}_{{\rm{body}}}}{{{\rm{\lambda }}}_{{\rm{T}}}}]=0.$$

In the above expressions, tox is the thickness of gate oxide, εox denotes the dielectric constant of the gate oxide, εbody-x refers to the in-plane dielectric constant of the channel material and tbody is the body thickness of the ultrathin channel.

If the band movement in the channel is not controlled by the gate voltage (VGS) in a one-to-one fashion, the entire ID-VGS curve resulting from the conventional SB-FET model is “stretched” along the VGS-axis by a factor γ (band movement factor) which is the ratio of the change in gate voltage to the change in actual channel potential, thereby deteriorating the inverse sub-threshold slope (SS = d(VGS)/d(log(ID))) for both, the thermal and the SB dominated part of the characteristics. This implies that in the case of thermal injection dominated currents, SS would deviate from its ideal value of 60 mV/dec at room temperature, becoming 60 γmV/dec and in the case of Schottky barrier currents, SS, which is always larger than 60 mV/dec29,30,37,38,39, will further increase by the same factor γ.

Necessity of a new model

To test the validity of a model, benchmarking with experimental results is necessary. For such a comparison in the case of back-gated Schottky barrier transistors with 2D channels, a 2D material which exhibits a prominent Schottky barrier current branch as well as a thermal branch observable above the measurement noise floor, needs to be chosen. WSe2, which is an important member of the family of two-dimensional transition metal dichalcogenides (TMDs)18,24,40,41,42,43,44,45 is known to satisfy these requirements18,46.

In order to fabricate back-gated WSe2 SB-FETs, flakes of WSe2 were micro-mechanically exfoliated on top of substrates with 90 nm SiO2 thermally grown on highly doped silicon. Flakes of various thicknesses were identified by means of optical contrast after proper calibration and atomic force microscopy (AFM) in tapping mode. Electron beam lithography followed by electron beam evaporation was used to define source and drain contacts, each designed to have a contact length (Lcontact) of 500 nm. Ni was used as the contact metal. The channel lengths for all the devices were designed to be 1.5 μm and the highly doped Si was used as the back-gate electrode. A schematic of the device structure is shown in Fig. 1(b). All electrical measurements were carried out at room-temperature at a vacuum of ~10−6 Torr in a Lake Shore probe station using an Agilent semiconductor parameter analyzer.

For each device (except the ones with single layer channels) the flat-band voltage (VFB) was determined by carefully identifying the point of deviation from the thermal branch which is the point where ID deviates from its exponential dependence on VBG in the lowest current range (see Fig. 1(c)). From the corresponding current IFB, the Schottky barrier height Φn was extracted using the equation

$${{\rm{I}}}_{{\rm{FB}}}=\frac{2{\rm{q}}}{{\rm{h}}}{\int }_{{{\rm{\Phi }}}_{{\rm{n}}}}^{\infty }{\rm{M}}({\rm{E}}){\rm{f}}({\rm{E}}){\rm{dE}},$$

which is nothing but equation (1) at flat-band, by using an electron effective mass of 0.36m0, a value that is in accord with what has been reported in the literature44,47,48. All Schottky barrier heights extracted in this way ranged between 0.4 eV to 0.5 eV, depending on the body thickness as will be further discussed later. Since all measurements were performed at a drain bias of 0.5 V which is greater than the Schottky barrier height, the drain side Schottky contact impact is eliminated1,32.

The value of \({\rm{\gamma }}\) for each device was determined experimentally by comparing the inverse sub-threshold slope (SS) of its thermal branch with 60 γmV/dec. Channel thickness dependent values of the dielectric constant were obtained with the help of values reported in the literature49 (see supplementary information I) by assuming tbody to be 0.7 nm times the number of WSe2 layers (N) in the channel42,50.

Utilizing the extracted Schottky barrier heights from above, we employed the conventional SB-FET model, with both expressions - λS and λT - for λ, to explain our experimental results. Figure 1(c) illustrates the discrepancy between experimental data and the simulations. Not only does the thermal current transition at VFB into a Schottky barrier dominated current that is too low, but more importantly the gate voltage at which the conventional model predicts the device characteristics to transition into their ON-state (the VBG-values at which the simulated curves end) is not even remotely close to where currents start to flatten out in the experimental curves which is for VBG ~ 15 V to 30 V. Attempts to artificially adjust parameters to achieve a better match between the conventionally modeled electrical response and the experimental data in terms of current levels requires much smaller Schottky barrier heights than those extracted from the flat band currents. However, these values are unrealistic considering the ambipolar nature of the experimental transfer characteristics (see supplementary information II) combined with the values of bandgaps previously extracted by us37. Moreover, even artificially correcting the current levels does still not yield an overall better fit (see supplementary information III in this context). Similarly, artificially varying εbody-x to its minimum possible value was also explored to achieve a fit with the conventional SB-FET model, but without any success. One of the most important discrepancies can be seen in Fig. 1(d), which shows that in addition to the other above arguments the experimental trend in SS with respect to body thickness and εbody-x is opposite to that predicted by the conventional model. A smaller body thickness should decrease the scaling length through both, a decrease in tbody and a decrease in εbody-x (see Figure S1). All of the above implies that a major aspect in the description of the behavior of back-gated WSe2 Schottky barrier FETs is missing in the conventional SB model.

Importance of gate geometry

The failure of the conventional SB-FET model in the domain of back gated 2D transistors, considering its success in modeling top gated transistors on 2D channels such as ultrathin body Si51, brings up the question: “Is there a fundamental difference between these two structures?” Since the conventional SB-FET model treats a top gate and a back gate identically, comparing top and bottom gated devices allows identifying their different impact on the channel. For that, we fabricated top gates on previously characterized back-gated devices covering the entire channel region in-between the source and drain contacts with 12 nm thick Al2O3 using atomic layer deposition (ALD) and employing electron beam lithography plus electron beam evaporation to fabricate the top gates. Ni was used as the top gate metal. The resulting device structure, along with the corresponding SEM image, is shown in Fig. 2(a) and device characteristics for several VBG conditions while sweeping the top gate voltage VTG are displayed in Fig. 2(b).

Figure 2
Figure 2

(a) Modified device structure after the fabrication of a top gate along with the corresponding SEM image. (b) Top-gated transfer characteristics of a representative device for different values of VBG after compensating for the back gate induced threshold shifts VBG0.

If the two gates’ impact on the channel is identical, changing the fixed voltage applied to one gate should result only in a threshold voltage shift in the transfer characteristics when the voltage applied to the other gate is swept. This is clearly not the case in Fig. 2(b) where the achievable ON-state current is a strong function of VBG, which implies that carrier injection is ultimately limited by the back gate. This observation is in accord with the experimental results reported by H.C.P. Movva, et al.52, considering that the top gate and back gate are reversed in their device structure. As it is evident from Fig. 2(b), the top gate can only turn the device OFF, i.e., it can only block the current. It can however not increase the current beyond a certain point by itself. This implies that the back gate can impact the channel region in portions not accessible to the top gate, which are the TMD segments right underneath the source and drain contacts. Since the back gate impact is substantial enough to modify the ON-state current levels by orders of magnitude, the conventional Schottky barrier model requires including these particular regions in the calculations of device characteristics explicitly which is the topic of the next section.

A new two-path model for back-gated Schottky barrier field-effect transistors

In order to account for the aforementioned “additional” effect of a back gate in the contact region, we are proposing here a so called “two-path” model (see Fig. 3(a)). In this model, similar to the conventional model, the total current below flat-band is limited to the basic channel current ICh-B since the channel resistance, by virtue of its barrier height, dominates the total resistance in this regime. Beyond flat-band, apart from allowing ICh-B, the back gate has two separate functions: (i) The back gate modulates the carrier injection via Schottky barrier tunneling right at the edge of the source-to-channel region as in the conventional SB-model (path-1) and (ii) allows simultaneously for injection into deep-lying layers of the TMD flake due to the electric field that is built up by VBG underneath the source contact (path-2). The sum of all these currents is the VBG-dependent total current through the entire device characteristics.

Figure 3
Figure 3

Illustration of the two-path model for back-gated SB-FETs where (a) shows the two injection paths, (b) explains diagrammatically the injection via path-2 and (c) presents a pictorial representation of the number of injecting states Ni along the contact length. Shown in (d) is a typical transfer characteristic of a back-gated WSe2 SB-FET, along with the individual contributions of each of the two paths, calculated as per the new model for a Schottky barrier height of 0.4 eV and a body thickness of 7 nm by assuming a square root scaling length λS for path-1. Green circles assume continuous band movement for path-1 even above its threshold (VTP1) whereas green dashed lines assume slowed down band movement for path-1 above threshold as described in the text.

In order to model path-2 for carrier injection, it is important to examine the potential profile in the channel region underneath the contacts in a back-gated device. Since the gate voltage drops across two dielectrics, the semiconducting channel material and the back oxide, a simple capacitance divider, as shown in Fig. 3(b), that treats the portion of the device underneath the source as a series arrangement of two parallel plate capacitors Cbody and Cox can be employed. Here Cbody = εbody-y/tbody and Cox = εox/tox, where εbody-y and εox are the respective permittivities of the channel material and the oxide in y (out-of-plane) direction, tbody and tox are the respective thicknesses of the channel body and the gate oxide. Since we are dealing with the device’s OFF-state, the carrier density in the channel underneath the source contact is small and hence the potential profile along the thickness of the channel (y-direction) is almost linear. The total potential drop VbodyS across the channel body under the source, in the y-direction, can be obtained by solving the above-described capacitance network to be VBG/\({{\rm{\gamma }}}_{{\rm{C}}}\) where \({{\rm{\gamma }}}_{{\rm{C}}}\) is the band movement factor underneath the contact given by:

$${{\rm{\gamma }}}_{{\rm{C}}}=((\frac{{{\rm{t}}}_{{\rm{ox}}}\,\ast \,{{\rm{\varepsilon }}}_{{\rm{body}}-{\rm{y}}}}{{{\rm{t}}}_{{\rm{body}}}\,\ast \,{{\rm{\varepsilon }}}_{{\rm{ox}}}})+1)$$

Figure 3(b) shows the potential profile along the semiconducting channel underneath the source contact. Carrier injection along path-2 depends on the vertical electric field VbodyS/tbody. We model this current as a tunneling current through a triangular barrier with the barrier height being equal to the Schottky barrier height Φn and the tunneling distance given by the channel thickness tbody as shown in Fig. 3(b). Accordingly, the current per unit channel width for path-2 can be written as

$${{\rm{I}}}_{{\rm{path}}2}=\frac{2{\rm{q}}}{{\rm{h}}}{\int }_{{{\rm{E}}}_{{\rm{CS}}}}^{{{\rm{\Phi }}}_{{\rm{n}}}}{{\rm{N}}}_{{\rm{i}}}{({\rm{E}}){\rm{M}}}_{{\rm{S}}}{({\rm{E}}){\rm{T}}}_{\mathrm{WKB}-{\rm{S}}}({\rm{E}}){\rm{f}}({\rm{E}})\mathrm{dE}$$

where ECS = Φn − qVbodyS, is the conduction band minimum at the bottom of the channel body under the source contact, MS(E) captures the number of 2D modes per unit width and TWKB-S(E) is the probability of transmission through the triangular barrier along path-2 in WKB approximation. MS(E) and TWKB-S(E) are given by equations (2) and (3) respectively when EC is replaced by ECS, and λ is replaced by tbody. f(E) is the Fermi function at the source and Ni(E) is the number of injecting states along the contact length Lcontact, which is given by


To obtain the above expression for Ni(E), we have assumed that the potential drop across the channel body, which is responsible for the carrier injection, is identical over the entire contact area AC (AC = device width*Lcontact). To calculate the current per unit width at any energy, the number of 2D modes per unit width MS(E) has to be multiplied by the number of injecting states Ni(E) along the contact length Lcontact (see supplementary note in this context). Since each injecting state “occupies” a length segment equal to the de-Broglie wavelength of an electron in the semiconductor (Fig. 3(c)) i.e., \(2{\rm{\pi }}/{\rm{k}}\) where k is the magnitude of the wave vector, the total number of injecting states Ni along Lcontact is equal to \(\frac{{{\rm{L}}}_{\mathrm{contact}}}{(2{\rm{\pi }}/{\rm{k}})}\), which results in the expression presented in equation (6) when a parabolic energy dispersion in the semiconductor is assumed. When the back-gate voltage VBG is varied, VbodyS changes as VBGC, ECS changes as Φn − qVbodyS. Then Ni is calculated for every E-ECS as per equation (6), and used in equation (5) to obtain Ipath2.

Figure 3(d) shows simulated transfer characteristic of a back-gated WSe2 SB-FET, along with the individual contributions of both the injection paths, calculated for a Schottky barrier height of 0.4 eV and a body thickness of 7 nm by assuming a square root scaling length λS for path-1. VTP1 and VTP2 in the figure refer to the threshold voltages of path-1 and path-2 respectively, where “threshold voltage” refers to the voltage at which the conduction band edge in the corresponding path gets aligned with the source Fermi level. Ipath-1 shown in the figure was calculated by assuming that the band movement for path-1 continues one-to-one with VBG/\({\rm{\gamma }}\) even above its threshold VTP1. The consequence of this assumption is that when VBG = VTP2, the conduction band in the conventional channel would be ~1.8 eV below the valance band edge at the source metal-to-semiconductor contact interface. Since this is a highly unrealistic situation, we have shown by the dashed green line, the case where the band movement slows down after VTP1 is reached and moves such that the conduction band in the channel reaches the valance band edge at the source metal-to-semiconductor contact interface when VBG = VTP2. Since in both the cases, the contribution of Ipath-1 to the total current is negligible, assumptions regarding the band movement for path-1 above VTP1 do not make a considerable difference under the circumstances considered here. While calculating Ipath-1 for channel potentials exceeding 0.5 V above VFB, though the impact of the drain side Schottky barrier has been considered, it was found to have a negligible impact for the large VDS-value of 0.5 V considered here. It is important to realize that there is a significant difference in the electrostatic gate control of the potentials underneath the contact and in the conventional channel. Under the contact, the ratio of Cbody and Cox determines the band movement factor γC 53, resulting in a body-thickness and material dependent gate control whereas in the conventional channel, \({\rm{\gamma }}\) and hence the gate control is body-thickness independent and much stronger. As a result, path-1 reaches its threshold voltage VTP1 at a much smaller gate bias compared to path-2 VTP2 as shown in the figure. Since currents above flat band due to path-2 are much larger than those due to path-1 in the present case (see supplementary section IV for a counter example), the threshold voltage visible in the full device characteristic is that of path-2 and the resulting stretch of the transfer characteristics is much larger compared to that due to path-1 (Fig. 3(d)). As the strengths of the back gate control (i.e., ratios of change in channel potential to change in gate voltage) are different for the two paths, we have considered here an undoped channel that ensures that the band bending situations for path-1 and path-2 coincide at flat-band. Different band offsets might result from doping - intentional or unintentional - or from the work function difference between the top and bottom gates in case of double gated structures.

Simulations based on this two-path model match well with the transfer characteristics of all devices for various body thicknesses as shown in Fig. 4. In total more than 28 devices have been fabricated and the characteristics in Fig. 4 are good representations of all devices included in this study. It is important to note that apart from the Schottky barrier heights Φn, only two parameters – the electron effective mass of 0.36m0 and the channel thickness dependent dielectric constant - were used as input parameters for the new model and both of those were taken from the literature [references44,49 and supplementary information I]. Moreover, the Schottky barrier heights for electrons Φn obtained using the two-path model (Fig. 5) are in good agreement with previously reported values32,46 considering that in these articles the bandgap was assumed to have a certain value. Though the simulated curves shown in Fig. 4 assume a square root scaling length λS for path-1, employing the generalized scale length λT does not make a considerable difference, since the contributions of path-1 to the current are negligible in the WSe2 FETs as illustrated in Fig. 3(d). Also, for simulations, band movement for path-1 is assumed to slow down beyond its threshold VTP1, though the impact of this assumption on the final curve is negligible as mentioned in the previous paragraph.

Figure 4
Figure 4

Comparison between the experimental device characteristics obtained from various back-gated WSe2 SB-FETs and simulations performed based on the new model.

Figure 5
Figure 5

Extracted Schottky barrier heights as a function of flake thickness for WSe2 with Ni as the contact metal.

Deviation of the experimental curves from the simulated ones at high current levels are expected as the transport at such high currents involves a substantial number of injected charge carriers causing scattering in the channel - both underneath the contacts and in the conventional channel. The accumulation of carriers in or close to the device ON-state also implies a reduced gate response that is not captured by our model, which is valid only below threshold. In fact, to describe the ON-state performance of TMD devices a complicated interplay between mobility, carrier density, density of states in the channel, intra and inter-layer resistances and the gate controlled Schottky barriers need to be simultaneously taken into account54,55,56,57,58,59, which is not the topic of this study.

Since the current contribution due to path-2 is proportional to Lcontact because of operation in the device OFF-state, it can be reduced by decreasing Lcontact. Also, as mentioned before, the band movement for path-2 is much slower than that for path-1 and the relative strength of the gate control depends on the details of the material system and in particular the dielectric constants. Thus, for certain material systems and/or contact lengths the current injection via path-1 can turn out to be considerably higher than that via path-2 and the conventional Schottky barrier model is applicable. An example of this case that is closely related to our previously reported analysis of black phosphorus devices31 is discussed in the supplementary information IV. Also, in 1D channels like nanotubes and nanowires one frequently finds device layouts where contacts encase the channel to a large extent and screening prevents the applicability of our model.

Last, we used the above insights into the electron Schottky barrier height Φn as a function of layer number in combination with our previous findings on the change of transport bandgap Eg with body thickness for WSe2 37 to determine the Schottky barrier height for hole injection Φp using the equation Eg = Φn + Φp. The Schottky barrier heights thus extracted are plotted in Fig. 5 as a function of flake thickness. It is apparent from Fig. 5 that while Φn changes by only ~100 meV over the thickness range presented, most of the bandgap change occurs in accord with a change of Φp.


In conclusion, we have proposed a comprehensive, physics-based model to describe the electrical response of back-gated Schottky barrier FETs with an ultrathin body channel by considering an additional current path for the first time. The new model was validated by means of comparison with a sizable amount of electrical characteristics from devices encompassing a wide range of channel thicknesses. Most importantly, in this study we have unveiled the significant role of the channel portion underneath the contacts in describing the carrier transport in transistors with 2D materials employed as channel materials.

Data availability

The datasets generated during and/or analyzed during the current study are available from the corresponding author on reasonable request.

Additional information

Publisher's note: Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.


  1. 1.

    Appenzeller, J. et al. Carbon nanotube electronics. IEEE Trans. Nanotechnol. 1, 184–189 (2002).

  2. 2.

    Javey, A., Guo, J., Wang, Q., Lundstrom, M. & Dai, H. Ballistic carbon nanotube field-effect transistors. Nature 424, 654–657 (2003).

  3. 3.

    Chen, Z., Appenzeller, J., Knoch, J., Lin, Y.-M. & Avouris, P. The role of metal-nanotube contact in the performance of carbon nanotube field-effect transistors. Nano Lett. 5, 1497–1502 (2005).

  4. 4.

    Chen, J.-H., Jang, C., Xiao, S., Ishigami, M. & Fuhrer, M. S. Intrinsic and extrinsic performance limits of graphene devices on SiO2. Nat. Nanotechnol. 3, 206–209 (2008).

  5. 5.

    Larentis, S., Fallahazad, B. & Tutuc, E. Field-effect transistors and intrinsic mobility in ultra-thin MoSe2 layers. Appl. Phys. Lett. 101, 223104 (2012).

  6. 6.

    Ovchinnikov, D., Allain, A., Huang, Y.-S., Dumcenco, D. & Kis, A. Electrical transport properties of single-layer WS2. ACS Nano 8, 8174–8181 (2014).

  7. 7.

    Das, S. & Appenzeller, J. Screening and interlayer coupling in multilayer MoS2. Phys. Status Solidi RRL 7, 268–273 (2013).

  8. 8.

    Sui, Y. & Appenzeller, J. Screening and interlayer coupling in multilayer graphene field-effect transistors. Nano Lett. 9, 2973–2977 (2009).

  9. 9.

    Lee, G.-H. et al. Highly stable, dual-gated MoS2 transistors encapsulated by hexagonal boron nitride with gate-controllable contact, resistance, and threshold voltage. ACS Nano 9, 7019–7026 (2015).

  10. 10.

    Dorgan, V. E., Bae, M.-H. & Pop, E. Mobility and saturation velocity in graphene on SiO2. Appl. Phys. Lett. 97(082112), 1–3 (2010).

  11. 11.

    Chen, Z. & Appenzeller, J. Mobility extraction and quantum capacitance impact in high performance graphene field-effect transistor devices. IEEE International Electron Devices Meeting, 1–4 (2008).

  12. 12.

    Chen, Z., Lin, Y.-M., Rooks, M. J. & Avouris, P. Graphene nano-ribbon electronics. Physica E 40, 228–232 (2007).

  13. 13.

    Das, S. R. et al. Low-frequency noise in MoSe2 field effect transistors. Appl. Phys. Lett. 106, 083507 (2015).

  14. 14.

    Franklin, A. D. et al. Sub-10 nm carbon nanotube transistor. Nano Lett. 12, 758–762 (2012).

  15. 15.

    Baugher, B. W. H., Churchill, H. O. H., Yang, Y. & Jarillo-Herrero, P. Intrinsic electronic transport properties of high-quality monolayer and bilayer MoS2. Nano Lett. 13, 4212–4216 (2013).

  16. 16.

    Liu, H. et al. Phosphorene: an unexplored 2D semiconductor with high hole mobility. ACS Nano 4, 4033–4041 (2014).

  17. 17.

    Xia, F., Wang, H. & Jia, Y. Rediscovering black phosphorus as an anisotropic layered material for optoelectronics and electronics. Nat. Commun. 5, 4458 (2014).

  18. 18.

    Das, S., Prakash, A., Salazar, R. & Appenzeller, J. Toward low-power electronics: tunneling phenomena in transition metal dichalcogenides. ACS Nano 8, 1681–1689 (2014).

  19. 19.

    Appenzeller, J., Lin, Y.-M., Knoch, J. & Avouris, Ph Band-to-band tunneling in carbon nanotube field-effect transistors. Phys. Rev. Lett. 93(196805), 1–4 (2004).

  20. 20.

    Azcatl, A. et al. Covalent nitrogen doping and compressive strain in MoS2 by remote N2 plasma exposure. Nano Lett. 16, 5437–5443 (2016).

  21. 21.

    Cui, X. et al. Multi-terminal transport measurements of MoS2 using a van der Waals heterostructure device platform. Nat. Nanotechnol. 10, 534–540 (2015).

  22. 22.

    Roy, T. et al. 2D-2D tunneling field-effect transistors using WSe2/SnSe2 heterostructures. Appl. Phys. Lett. 108(083111), 1–5 (2016).

  23. 23.

    Li, L. et al. Quantum oscillations in a two-dimensional electron gas in black phosphorus thin films. Nat. Nanotechnol. 10, 608–613 (2015).

  24. 24.

    Shen, T., Penumatcha, A. V. & Appenzeller, J. Strain engineering for transition metal dichalcogenides based field effect transistors. ACS Nano 10, 4712–4718 (2016).

  25. 25.

    Zhang, F. & Appenzeller, J. Tunability of short-channel effects in MoS2 field-effect devices. Nano Lett. 15, 301–306 (2015).

  26. 26.

    Zhang, Y. B., Tan, Y.-W., Stormer, H. L. & Kim, P. Experimental observation of the quantum hall effect and Berry’s phase in graphene. Nature 438, 201–204 (2005).

  27. 27.

    Han, M. Y., Ozyilmaz, B., Zhang, Y. & Kim, P. Energy band-gap engineering of graphene nanoribbons. Phys. Rev. Lett. 98(206805), 1–4 (2007).

  28. 28.

    Appenzeller, J., Lin, Y.-M., Knoch, J., Chen, Z. & Avouris, P. Comparing carbon nanotube transistors - the ideal choice: a novel tunneling device design. IEEE Trans. Electron Devices 52, 2568–2576 (2005).

  29. 29.

    Appenzeller, J. et al. Toward nanowire electronics. IEEE Trans. Electron Devices 55, 2827–2845 (2008).

  30. 30.

    Knoch, J. & Appenzeller, J. Tunneling phenomena in carbon nanotube field-effect transistors. Phys. Status Solidi A 205, 679–694 (2008).

  31. 31.

    Penumatcha, A. V., Salazar, R. B. & Appenzeller, J. Analysing black phosphorus transistors using an analytic Schottky barrier MOSFET model. Nat. Commun. 6, 8948 (2015).

  32. 32.

    Appenzeller, J., Zhang, F., Das, S. & Knoch, J. Transition metal dichalcogenide Schottky barrier transistors – a device analysis and material comparison. 2D Materials for Nanoelectronics 17, 207 (CRC Press 2016).

  33. 33.

    Chen, Z. & Appenzeller, J. Gate modulation of graphene contacts – on the scaling of graphene FETs. 2009 Symposium on VLSI Technology, 128–129 (2009).

  34. 34.

    Yan, R. H., Ourmazd, A. & Lee, K. F. Scaling the Si MOSFET: from bulk to SOI to bulk. IEEE Trans. Electron Devices 39, 1704–1710 (1992).

  35. 35.

    Xie, Q., Xu, J. & Taur, Y. Review and critique of analytic models of MOSFET short-channel effects in subthreshold. IEEE Trans. Electron Devices 59, 1569–1579 (2012).

  36. 36.

    Ilatikhameneh, H., Klimeck, G., Appenzeller, J. & Rahman, R. Scaling theory of electrically doped 2D transistors. IEEE Electron Device Lett. 36, 726–728 (2015).

  37. 37.

    Prakash, A. & Appenzeller, J. Bandgap extraction and device analysis of ionic liquid gated WSe2 Schottky barrier transistors. ACS Nano 11, 1626–1632 (2017).

  38. 38.

    Prakash, A., Das, S., Mehta, R., Chen, Z. & Appenzeller, J. Ionic gated WSe2 FETs: towards transparent Schottky barriers. 72nd Device Research Conference, 129–130 (2014)

  39. 39.

    Knoch, J., Zhang, M., Mantl, S. & Appenzeller, J. On the performance of single-gated ultrathin-body SOI Schottky-barrier MOSFETs. IEEE Trans. Electron Devices 53, 1669–1674 (2006).

  40. 40.

    Das, S., Dubey, M. & Roelofs, A. High gain, low noise, fully complementary logic inverter based on bi-layer WSe2 field effect transistors. Appl. Phys. Lett. 105, 083511 (2014).

  41. 41.

    Tosun, M. et al. High-gain inverters based on WSe2 complementary field-effect transistors. ACS Nano 8, 4948–4953 (2014).

  42. 42.

    Pospischil, A., Furchi, M. M. & Mueller, T. Solar-energy conversion and light emission in an atomic monolayer p–n diode. Nat. Nanotechnol. 9, 257–261 (2014).

  43. 43.

    Hosseini, M., Elahi, M., Pourfath, M. & Esseni, D. Very large strain gauges based on single layer MoSe2 and WSe2 for sensing applications. Appl. Phys. Lett. 107(253503), 1–4 (2015).

  44. 44.

    Ilatikhameneh, H. et al. Tunnel field-effect transistors in 2-D transition metal dichalcogenide materials. IEEE J. on Exploratory Solid-State Computat. Devices Circuits 1, 12–18 (2015).

  45. 45.

    Ilatikhameneh, H., Klimeck, G., Appenzeller, J. & Rahman, R. Design rules for high performance tunnel transistors from 2-D materials. IEEE J. of the Electron Devices Soc. 4, 260–265 (2016).

  46. 46.

    Das, S. & Appenzeller, J. WSe2 field effect transistors with enhanced ambipolar characteristics. Appl. Phys. Lett. 103, 103501 (2013).

  47. 47.

    Amin, B., Kaloni, T. P. & Schwingenschlogl, U. Strain engineering of WS2, WSe2, and WTe2. RSC Adv. 4, 34561–34565 (2014).

  48. 48.

    Zhao, W. et al. Origin of indirect optical transitions in few-layer MoS2, WS2, and WSe2: supporting information. Nano Lett. 13, 5627–5634 (2013).

  49. 49.

    Kumar, A. & Ahluwalia, P. K. Tunable dielectric response of transition metals dichalcogenides MX2 (M = Mo, W; X = S, Se, Te): effect of quantum confinement. Phys. B 407, 4627–4634 (2012).

  50. 50.

    Li, H. et al. Rapid and reliable thickness identification of two-dimensional nanosheets using optical microscopy. ACS Nano 7, 10344–10353 (2013).

  51. 51.

    Knoch, J., Zhang, M., Zhao, Q. T., Lenk, St, Mantl, S. & Appenzeller, J. Effective Schottky barrier lowering in silicon-on-insulator Schottky-barrier metal-oxide-semiconductor field-effect transistors using dopant segregation. Appl. Phys. Lett. 87, 263505 (2005).

  52. 52.

    Movva, H. C. P. et al. High-mobility holes in dual-gated WSe2 field-effect transistors. ACS Nano 9, 10402–10410 (2015).

  53. 53.

    The expression for γC excludes the interface trap capacitance (Cit) since Cit plays no role in the capacitor network for path-2 as shown in Fig. 3(b).

  54. 54.

    Das, S. & Appenzeller, J. Where does the current flow in two-dimensional layered systems? Nano Lett. 13, 3396–3402 (2013).

  55. 55.

    Guo, Y. et al. Study on the resistance distribution at the contact between molybdenum disulfide and metals. ACS Nano 8, 7771–7779 (2014).

  56. 56.

    Liu, H. et al. Switching mechanism in single-layer molybdenum disulfide transistors: an insight into current flow across Schottky barriers. ACS Nano 8, 1031–1038 (2014).

  57. 57.

    Kang, J., Liu, W. & Banerjee, K. High-performance MoS2 transistors with low-resistance molybdenum contacts. Appl. Phys. Lett. 104(093106), 1–5 (2014).

  58. 58.

    Liu, W., Sarkar, D., Kang, J., Cao, W. & Banerjee, K. Impact of contact on the operation and performance of back-gated monolayer MoS2 field-effect-transistors. ACS Nano 9, 7904–7912 (2015).

  59. 59.

    English, C. D., Shine, G., Dorgan, V. E., Saraswat, K. C. & Pop, E. Improved contacts to MoS2 transistors by ultra-high vacuum metal deposition. Nano Lett. 16, 3824–3830 (2016).

Download references


This work was supported in part by the Center for Low Energy Systems Technology (LEAST), one of six centers supported by the STARnet phase of the Focus Center Research Program (FCRP), a Semiconductor Research Corporation program sponsored by MARCO and DARPA.

Author information

Author notes

  1. Abhijith Prakash and Hesameddin Ilatikhameneh contributed equally to this work.


  1. School of Electrical and Computer Engineering, Purdue University, West Lafayette, 47907, Indiana, USA

    • Abhijith Prakash
    • , Hesameddin Ilatikhameneh
    • , Peng Wu
    •  & Joerg Appenzeller
  2. Birck Nanotechnology Center, Purdue University, West Lafayette, 47907, Indiana, USA

    • Abhijith Prakash
    • , Peng Wu
    •  & Joerg Appenzeller
  3. Network for Computational Nanotechnology, 207 S. Martin Jischke Drive, West Lafayette, 47907, Indiana, USA

    • Hesameddin Ilatikhameneh


  1. Search for Abhijith Prakash in:

  2. Search for Hesameddin Ilatikhameneh in:

  3. Search for Peng Wu in:

  4. Search for Joerg Appenzeller in:


A.P. carried out the experimental work, identified the contact gating and vertical carrier injection based on the experimental results. H.I. proposed the preliminary model. A.P. improved the model with the help of J.A. and performed simulations. P.W. provided inputs to the simulation effort. J.A. directed the project. A.P., H.I. and J.A. co-wrote the manuscript. All the authors have read and approved the final manuscript.

Competing Interests

The authors declare that they have no competing interests.

Corresponding author

Correspondence to Abhijith Prakash.

Electronic supplementary material

About this article

Publication history






By submitting a comment you agree to abide by our Terms and Community Guidelines. If you find something abusive or that does not comply with our terms or guidelines please flag it as inappropriate.