Correction to: Nature Electronics https://doi.org/10.1038/s41928-018-0117-x, published online 13 August 2018.
In the version of this Perspective originally published, in the key for Fig. 2d the labels for the light-blue and dark-blue lines were mistakenly swapped. The light-blue line should have been labelled ‘Tunnel FET’ and the dark-blue line should have been labelled ‘Negative capacitance FET’. This has now been corrected.
Author information
Authors and Affiliations
Corresponding authors
Rights and permissions
About this article
Cite this article
Salahuddin, S., Ni, K. & Datta, S. Author Correction: The era of hyper-scaling in electronics. Nat Electron 1, 519 (2018). https://doi.org/10.1038/s41928-018-0132-y
Published:
Issue Date:
DOI: https://doi.org/10.1038/s41928-018-0132-y
This article is cited by
-
Modeling and analysis of gate-induced drain leakage current in negative capacitance junctionless FinFET
Journal of Computational Electronics (2022)