Thank you for visiting nature.com. You are using a browser version with limited support for CSS. To obtain the best experience, we recommend you use a more up to date browser (or turn off compatibility mode in Internet Explorer). In the meantime, to ensure continued support, we are displaying the site without styles and JavaScript.

# A vertical silicon-graphene-germanium transistor

## Abstract

Graphene-base transistors have been proposed for high-frequency applications because of the negligible base transit time induced by the atomic thickness of graphene. However, generally used tunnel emitters suffer from high emitter potential-barrier-height which limits the transistor performance towards terahertz operation. To overcome this issue, a graphene-base heterojunction transistor has been proposed theoretically where the graphene base is sandwiched by silicon layers. Here we demonstrate a vertical silicon-graphene-germanium transistor where a Schottky emitter constructed by single-crystal silicon and single-layer graphene is achieved. Such Schottky emitter shows a current of 692 A cm−2 and a capacitance of 41 nF cm−2, and thus the alpha cut-off frequency of the transistor is expected to increase from about 1 MHz by using the previous tunnel emitters to above 1 GHz by using the current Schottky emitter. With further engineering, the semiconductor-graphene-semiconductor transistor is expected to be one of the most promising devices for ultra-high frequency operation.

## Introduction

In 1947, the first transistor, named a bipolar junction transistor (BJT), was invented in the Bell Laboratory and has since led to the new age of information technology. In an n-p-n BJT, a p-type base semiconductor is sandwiched by n-type emitter and collector semiconductors, forming an emitter junction between the emitter and the base, and a collector junction between the base and the collector. During operation, electrons are emitted from the emitter, diffuse through the base, and eventually are collected by the collector1.

For a BJT, a main figure of merit is the alpha cutoff frequency fα, which is used to represent the upper frequency limit when a BJT is biased in the common base mode. fα is inversely proportional to the delay time, which includes the emitter charging time τe, the base transit time τb, and the collector delay time τc2,3,4,5. In the past decades, there has been a persistent demand for higher frequency operation for a BJT, leading to the inventions of new devices, such as heterojunction bipolar transistors and hot electron transistors. The heterojunction bipolar transistors have achieved great development toward the terahertz (THz) operation6,7,8,9, however, their fα is ultimately limited by τb. For the hot electron transistors, when an electron is emitted into the base, the energy difference between the electron and the Fermi energy level (or the bottom of conduction band) of the base is transformed into electron kinetic energy. This makes the electron hot with a high speed and leads to a small τb10,11,12,13,14. However, the demand of a thin base without pinholes and with a low base resistance usually causes difficulties in material selection and fabrication. Recently, to reduce τb, graphene has been proposed as a base material to form graphene-base transistors15. Because of the atomic thickness, the graphene base is almost transparent to electron transport leading to a negligible τb. At the same time, the remarkably high carrier mobility of graphene will benefit the base resistance compared with a thin bulk material16,17.

So far, the proposed graphene-base transistors generally use a tunnel emitter, which emits an electron through an insulator18,19,20,21,22,23. As predicted by simulations, in order to realize THz operation, the emitter potential barrier which is between the emitter metal and the emitter-to-base tunneling layer should be <0.4 eV, which remains an engineering issue15,24,25. To solve this problem, pioneering theoretical study on graphene-base heterojunction transistors has been done with a device structure of silicon–graphene–silicon25,26. Theoretically, THz operation can be realized when the collector current is >106 A cm−2.

Here, we demonstrate a vertical silicon–graphene–germanium (Si–Gr–Ge) transistor. The Si–Gr Schottky emitter carries a current of 692 A cm−2 at 5 V, and has a capacitance of 41 nF cm−2. As a result, fα is expected to increase from ~1 MHz by using the previous tunnel emitters to >1 GHz by using the current Schottky emitter. With further engineering, the vertical semiconductor–graphene–semiconductor transistor is expected as one of the most promising devices for ultra-high-frequency operation in future 3D monolithic integration, because it combines the merits of the atomic thickness and high carrier mobility of graphene, and the high feasibility of a Schottky emitter.

## Results

### Device design and fabrication

Figure 1a shows a schematic of Si–Gr–Ge transistor fabrication using semiconductor membrane and graphene transfer27,28,29,30,31,32,33. Three materials are directly stacked, including an n-type top single-crystal Si membrane, a middle single-layer graphene, and an n-type bottom Ge substrate (see the Methods section). An optical image of a fabricated Si–Gr–Ge transistor is shown in Fig. 1b, where graphene is patterned to isolate each device. The Si membrane with a deposited Au electrode on it closely contacts the graphene as shown in the scanning electron microscope (SEM) image in Fig. 1c. Figure 1d shows a cross-section of a transistor, where Si, Gr, and Ge are stacked in the window of a dielectric layer. As shown in Fig. 1e, emitter and collector Schottky junctions are formed due to the work function differences between the graphene and the semiconductors. When the device is turned on with a positive voltage Vbe applied to the emitter junction (when graphene is grounded, Ve < 0), electrons are emitted from the emitter, go through the emitter junction with a barrier height 1, the graphene base, then the collector junction with a lower barrier height 2, and eventually are collected by the collector.

### Schottky emitter of the Si–Gr–Ge transistor

Figure 2a shows a typical current–voltage (I–V) characteristic of the top Si–Gr emitter, achieving an on-to-off current ratio of 1.8 × 106 at ±5 V. Obvious rectifying behavior indicates the formation of a Schottky barrier. Note that the Ohmic contact between the Au electrode and top Si is formed (Supplementary Figs. 1, 2). The current shows an obvious temperature dependence (Supplementary Fig. 3), which is a feature of the thermionic emission of a Schottky junction, and different from the temperature-independent feature of the current of a tunnel junction. In Fig. 2b, an Arrhenius plot of current vs temperature at a voltage of −0.1 V reveals a Schottky barrier height of 0.64 eV at room temperature. A Schottky barrier height of 0.68 eV at a voltage of 0 V is achieved by an extrapolation method (Supplementary Fig. 3). This is the first Si-membrane-on-Gr junction, in which the ideality factor and the Schottky barrier height are consistent with those of Gr-on-Si junctions previously reported in literature34,35,36,37,38,39,40,41,42 (Supplementary Table 1).

In a transistor, the emitter charging time τe is proportional to the emitter capacitance Ce, and inversely proportional to the emitter conductance ge. A high on-current of the Schottky emitter is necessary for high-frequency applications, since it leads to a large emitter conductance ge and therefore may contribute to a small emitter charging time τe. In Fig. 2c, the on-current of our Si–Gr Schottky emitter is compared with those of previously reported tunnel emitters of graphene-base transistors. Because of the strong exponential dependence of the emitter current on voltage, the Si–Gr emitter shows an on-current of 692 A cm−2 at −5 V, leading to a ge of 347 S cm−2. On the other hand, for a tunnel emitter, the generally used several-nanometer-thick insulator leads to a large emitter capacitance Ce which increases τe (Supplementary Table 2). However, a small capacitance can be achieved by a Schottky junction with a lightly doped semiconductor. The emitter capacitance of our Si–Gr Schottky emitter43,44,45,46,47 is at most 41 nF cm−2, which is at least one-order-of-magnitude lower than those of its tunnel emitter counterparts (Supplementary Fig. 4).

For the Si–Gr emitter, τe = Ce/ge is ~118 ps at −5 V leading to an fα of 1.2 GHz, which indicates that the Schottky emitter can take the cutoff frequency of a graphene-base transistor into the GHz range. Here, fα is estimated by fα = 1/[2π(τe + τb + τc)], where τe is a dominating factor (Supplementary Fig. 5). Figure 2d shows a comparison of fα of graphene-base transistors with different emitters, where a clear frequency gap is observed between the ones using tunnel emitters (up to 1 MHz) and the one using the Schottky emitter (up to 1.2 GHz).

### Electrical characteristics of the Si–Gr–Ge transistor

The transistor is biased in the common base mode, where graphene is connected to ground (Supplementary Fig. 6). Ie is emitted from the Si–Gr emitter, and part of it ($$I_c\prime$$) is collected at the Ge collector which is called the effective collector current in an amplifier. A leakage current Ileak of the collector junction also contributes to the collector current Ic. The common base current gain is calculated as α = $$I_c\prime$$/Ie = (Ic − Ileak)/Ie and Ileak = Ic (Ve = 0). Figure 3a shows the I–V characteristics of the Si–Gr and Gr-n-Ge junctions in a Si–Gr–Ge transistor with a lightly doped n-Ge collector (resistivity: ~1 Ω cm). The Schottky barrier height of Gr–Ge junction is estimated to be 0.22 eV (Supplementary Fig. 7). As shown in the input and transfer characteristics, when Ie increases, Ic increases accordingly, indicating a successful collection of part of the emitted electrons (Fig. 3b). This collection is more obviously seen from the increasing $$I_c\prime$$ with Ie (Fig. 3c) and the current gain is ~1% (inset of Fig. 3c). This collection can also be seen from the output characteristics, where Ic increases as the input current Ie increases (Fig. 3d).

To increase the current gain, a heavily-doped n+-Ge collector (resistivity: ~0.1 Ω cm) is used. This results in a much-increased electrical field at the collector junction (Supplementary Fig. 8). At the collector junction interface, around the top of the barrier, the tunneling distance of an electron decreases dramatically. As a result, electrons can tunnel through the barrier even if they cannot cross it, which increases the current gain. Figure 3e shows the I–V characteristics of the Si–Gr and Gr-n+-Ge junctions, where the leakage current of the Ge junction increases with reverse bias because of the enhanced tunneling effect. Figure 3f shows the input and transfer characteristics. Ic increases very closely to Ie when a large Vc is applied. This is more obvious in Fig. 3g where $$I_c\prime$$ is shown. As shown in the inset of Fig. 3g, when Vc > 3 V, the current gain increases toward 100% with Ve. Figure 3h shows the output characteristics with different input current Ie. The output characteristics with different voltage Ve is also shown in Supplementary Fig. 9, from which and Fig. 3f, a region with the power gain estimated >1 can be observed.

A trade-off exists between the high output impedance using a lightly doped collector and the large current gain using a heavily doped one. A fundamental solution to obtain both a high-output impedance and a large current gain is to increase the quality of the interfaces to reduce the interface scattering48. On the other hand, to reduce the collector junction leakage, material engineering is needed (Supplementary Discussion 1).

For the transistor with an n+-Ge collector, graphene-base currents are shown to support the above analysis (Supplementary Fig. 10). For the transistor with an n-Ge collector, the small Vc dependence of Ie helps eliminate the concern that the emitter and collector may be in contact (Fig. 3b). On the other hand, Ie is dependent on Vc for the transistor with an n+-Ge collector (Fig. 3f). The transfer characteristics of the transistor when the emitter and collector are exchanged indicate that the emitter and the collector are not in direct contact (Supplementary Fig. 11).

## Discussion

Figure 4 shows the energy band diagram considering the quantum capacitance of graphene49 to further investigate the operating mechanisms of the transistor. As shown in Fig. 4a, when no bias is applied, the Fermi energy level (FEL) remains flat in the transistor. The FEL is assumed to go through the Dirac point, which does not affect the analysis. For clear explanation, the effects of Vbe and Vcb are considered separately, but can be easily combined.

As shown in Fig. 4b, when a forward bias is applied to the emitter junction, the conduction band and the FEL of Si move upward. Because of the quantum capacitance effect of graphene, its FEL moves down from the Dirac point. The FEL remains flat in the collector junction since no bias is applied. As a result, the conduction band energy and the FEL of the collector Ge move down with the FEL of graphene. The distance between the FELs of Si and Ge is qVbe. Finally, the injected electrons from Si into Gr lift the FEL in Gr, resulting in a FEL difference between Gr and Ge.

Similarly, as shown in Fig. 4c, when a reverse bias is applied to the collector junction, a FEL difference is generated between Gr and Ge, and part of the bias is applied to Gr because of the quantum capacitance effect. The conduction band energy and the FEL of the emitter Si move up with the FEL of graphene, and the FEL difference between Si and Ge becomes qVcb. For the n+-Ge collector, the large reverse tunneling current pumps out electrons, lowering the FEL of Gr. This induces a FEL difference between Si and Gr.

Using the above energy band diagrams, several phenomena can be understood, including the bias-dependent current gain and Vc-dependent Ie of the transistor with an n+-Ge collector (Supplementary Discussion 2). When a large bias is applied to the emitter junction, most of the bias will be applied to the series resistance of the junction (Supplementary Fig. 12). Based on the quantum capacitance effect of graphene, a reverse working mode (Ge is used as input, and Si is used as output but with Vc > 0, Ve < 0) of the transistor is possible (Supplementary Figs. 13, 14).

For the Si–Gr emitter, the conductance can be further increased by a reduction of the series resistance and interface engineering. Based on the experimental results, an ideal case with an ideal interface, ignoring the series resistance, is considered for a transistor with a heavily doped n+-Si–Gr emitter and a thin collector, and THz operation is expected by using this Schottky emitter with an emitter current of ~2.1 × 106 A cm−2, which is consistent with the theoretical predictions25 (Supplementary Fig. 15).

In conclusion, a Si–Gr–Ge transistor has been demonstrated. The Schottky emitter provides an emitter charging time of ~118 ps with a current of 692 A cm−2 and a capacitance of 41 nF cm−2, which is expected to increase the alpha cutoff frequency from the previous ~1 MHz by using tunnel emitters to >1 GHz by using the Schottky emitter in a graphene-base transistor. With further engineering, the vertical semiconductor–graphene–semiconductor transistor is promising for high-speed applications in future 3D monolithic integration because of the advantages of the atomic thickness and high carrier mobility of graphene, and the high feasibility of a Schottky emitter.

## Methods

### Fabrication of the Si membrane

A silicon-on-insulator (SOI) substrate with a 2-μm-thick top single-crystal Si layer (resistivity: ~4.5 Ω cm), and a 1-μm-thick buried SiO2 layer was used as a membrane provider. For photolithography, photoresist s-1813 (spin-coated at 3000 r.p.m. for 30 s, baked at 120 °C for 2 min) and LOR7A (spin-coated at 3000 r.p.m. for 50 s, baked at 190 °C for 5 min) were used in sequence. The top Si layer was patterned into ~26 × 26 μm2 squares by reactive ion etching (RIE) with the following parameters: CF4: O2 = 25 sccm: 5 sccm, 13.3 Pa, RF power = 100 W, for 10 min. The height of the Si membrane was more than 800 nm as measured by an atomic force microscopy (AFM) (Supplementary Fig. 16). A 50-nm-thick Au electrode was deposited on the top surface of the Si membrane, and then the device was annealed in Ar at 350 °C for 30 min. Ohmic contact was obtained between the Au electrode and the Si membrane (Supplementary Figs. 1, 2). Concentrated HF acid (40 wt%) was used to etch away the SiO2 (15 min), leaving the patterned top Si membranes onto the bottom Si substrate.

### Transfer of the Si membrane

For transfer of the Si membrane, PDMS was used as a medium to transfer the top Si membrane onto the target substrate. The PDMS was first prepared by stirring a mixed solution of PDMS and its curing agent (10: 1 in weight) and baking at 65 °C for 6 h. To retrieve the Si membrane27, the PDMS was placed on the bottom Si substrate with the Si membrane, and peeled away quickly at a rate >10 cm s−1. To release the Si membrane27, the PDMS with the Si membrane was placed on the target substrate, and peeled away slowly at a rate <1 cm s−1.

### Fabrication of the single-layer graphene film

A 20 × 10 mm2 piece of Pt foil (250-μm-thick, Alfa, 99.99 wt% metal) was rinsed with DI water, acetone, and ethanol in sequence for 1 h each, loaded into a quartz holder inside the fused silica tube (inner diameter: 22 mm) of a tube furnace (Lindberg Blue M, Thermo Scientific), and then annealed at 1000 °C for 10 min to remove residual carbon or organic substances under a hydrogen atmosphere. Growth was then initiated and maintained for 40 min under a mixture of CH4 (4.5 sccm) and H2 (500 sccm) at 1000 °C. Finally, the Pt foil was quickly pulled out of the high-temperature zone, and the CH4 flow was turned off when the furnace temperature was below 800 °C29,30,31.

### Transfer of the single-layer graphene film

For bubbling transfer of the graphene film, a Pt substrate with the grown graphene was spin-coated with PMMA (950 kDa molecular weight, Sigma, 4 wt% in ethyl lactate) at 2000 r.p.m. for 60 s, and then cured at 180 °C for 15 min. A constant current of 0.2 A was applied to separate the PMMA/graphene layer from the Pt foil in a 1 M NaOH aqueous solution. The PMMA/graphene films were then collected on the target substrates, and finally acetone was used to remove the PMMA at 50 °C29,30,31.

### Patterning of the Ge substrate

A 30-nm-thick Al2O3 insulator layer was deposited on top of an n-type Ge substrate (resistivity: ~1 Ω cm for a lightly doped sample, ~0.1 Ω cm for a heavily doped one) by atomic layer deposition (ALD) at 150 °C (precursors: trimethylaluminum (TMA) and water). Au electrode was formed on the top of Al2O3. The bottom of the Ge substrate was scratched, and Au metallization was performed to form an Ohmic contact. The Al2O3 layer was patterned by photolithography and etching with dilute HF (5 wt%) for 3 min, leaving an ~60 × 60 μm2 window to the Ge substrate.

### Fabrication of the Si–Gr–Ge transistor

Single-layer graphene and Si membranes were fabricated and transferred to the Ge substrate one after the other. The graphene was patterned to ensure isolation of each device by photolithography and O2 plasma etching (200 W, 180 sccm, 2 min).

### Characterization

The fabricated devices were characterized using an optical microscope (Nikon LV100ND), an SEM (FEI XL30 SFEG using an accelerating voltage of 10 kV), and an AFM (Bruker Dimension Icon AFM). The electrical performance of the transistors was measured using a semiconductor analyzer (Agilent B1500A with a capacitance measurement unit B1500A-A20) and a probe station (Cascade Microtech Inc. 150-PK-PROMOTION) under ambient conditions, and a vacuum probe station (Lake Shore TTPX/TSM1D1001) under low-temperature conditions. About 10–30 working transistors were successfully fabricated and characterized for each wafer with a yield of 10–30% (Supplementary Fig. 17). To enhance the yield, larger and cleaner graphene without damage and SOI wafers with more uniform top Si and oxide layers in thickness should be used.

## Data availability

The data that support the findings within this study are available from the corresponding author upon reasonable request.

## References

1. Sze, S. M. & Ng, K. K. Physics of Semiconductor Devices, Third Edition (John Wiley & Sons, Inc., New Jersey, 2007).

2. Atalla, M. M. & Soshea, R. W. Hot-carrier triodes with thin-film metal base. Solid-State Electron 6, 245–250 (1963).

3. Moll, J. L. Comparison of hot electron and related amplifiers. IEEE Trans. Electron Dev. 10, 299–304 (1963).

4. Early, J. M. Structure-determined gain-band product of junction triode transistors. Proc. IRE 46, 1924–1927 (1958).

5. Drouilhet, P. R. Predictions based on the maximum oscillator frequency of a transistor. IRE Trans. Circuit Theory 2, 178–183 (1955).

6. Urteaga, M., Griffith, Z., Seo, M., Hacker, J. & Rodwell, M. J. W. InP HBT technologies for THz integrated circuits. Proc. IEEE 105, 1051–1067 (2017).

7. Urteaga, M. et al. 130 nm InP DHBTs with ft > 0.52THz and fmax > 1.1THz. In Proc. 69th Annual Device Research Conference, 281–282 (IEEE, 2011).

8. Schröter, M. et al. Physical and electrical performance limits of high-speed SiGeC HBTs-part I: vertical scaling. IEEE Trans. Electron Dev. 58, 3687–3696 (2011).

9. Schröter, M. et al. Physical and electrical performance limits of high-speed SiGeC HBTs-part II: lateral scaling. IEEE Trans. Electron Dev. 58, 3697–3706 (2011).

10. Crowell, C. R. & Sze, S. M. Ballistic mean free path measurements of hot electrons in Au films. Phys. Rev. Lett. 15, 659–661 (1965).

11. Sze, S. M., Crowell, C. R., Carey, G. P. & LaBate, E. E. Hot-electron transport in semiconductor‐metal‐semiconductor structures. J. Appl. Phys. 37, 2690–2695 (1966).

12. Sze, S. M. & Gummel, H. K. Appraisal of semiconductor-metal-semiconductor transistor. Solid-State Electron. 9, 751–769 (1966).

13. Hensel, J. C., Levi, A. F. J., Tung, R. T. & Gibson, J. M. Transistor action in Si/CoSi2/Si heterostructures. Appl. Phys. Lett. 47, 151–153 (1985).

14. Yajima, T., Hikita, Y. & Hwang, H. Y. A heteroepitaxial perovskite metal-base transistor. Nat. Mater. 10, 198–201 (2011).

15. Mehr, W. et al. Vertical graphene base transistor. IEEE Electron Dev. Lett. 33, 691–693 (2012).

16. Iannaccone, G., Bonaccorso, F., Colombo, L. & Fiori, G. Quantum engineering of transistors based on 2d materials heterostructures. Nat. Nanotech. 13, 183–191 (2018).

17. Giannazzo, F., Greco, G., Roccaforte, F. & Sonde, S. S. Vertical transistors based on 2d materials: status and prospects. Crystals 8, 70 (2018).

18. Vaziri, S. et al. Going ballistic: graphene hot electron transistors. Solid State Commun. 224, 64–75 (2015).

19. Vaziri, S. et al. A graphene-based hot electron transistor. Nano. Lett. 13, 1435–1439 (2013).

20. Vaziri, S. et al. Bilayer insulator tunnel barriers for graphene-based vertical hot-electron transistors. Nanoscale 7, 13096–13104 (2015).

21. Zeng, C. et al. Vertical graphene-base hot-electron transistor. Nano. Lett. 13, 2370–2375 (2013).

22. Zubair, A. et al. Hot electron transistor with van der Waals base-collector heterojunction and high-performance GaN emitter. Nano. Lett. 17, 3089–3096 (2017).

23. Guo, H. et al. All-two-dimensional-material hot electron transistor. IEEE Electron Dev. Lett. 39, 634–637 (2018).

24. Di Lecce, V. et al. Graphene base transistors: a simulation study of DC and small-signal operation. IEEE Trans. Electron Dev. 60, 3584–3591 (2013).

25. Di Lecce, V. et al. Graphene-base heterojunction transistor: an attractive device for terahertz operation. IEEE Trans. Electron Dev. 60, 4263–4268 (2013).

26. Di Lecce, V. et al. Graphene-base heterojunction transistor: an explorative study on device potential, optimization, and base parasitics. Solid-State Electron. 114, 23–29 (2015).

27. Ko, H. et al. Ultrathin compound semiconductor on insulator layers for high-performance nanoscale transistors. Nature 468, 286–289 (2010).

28. Liu, T. C., Kabuyanagi, S., Nishimura, T., Yajima, T. & Toriumi, A. n+Si/pGe heterojunctions fabricated by low temperature ribbon bonding with passivating interlayer. IEEE Electron Dev. Lett. 38, 716–719 (2017).

29. Ma, T. et al. Tailoring the thermal and electrical transport properties of graphene films by grain size engineering. Nat. Commun. 8, 14486 (2017).

30. Gao, L. et al. Repeated growth and bubbling transfer of graphene with millimetre-size single-crystal grains using platinum. Nat. Commun. 3, 699 (2012).

31. Ma, T. et al. Edge-controlled growth and kinetics of single-crystal graphene domains by chemical vapor deposition. Proc. Natl Acad. Sci. USA 110, 20386–20391 (2013).

32. Zhang, Z. et al. Rosin-enabled ultraclean and damage-free transfer of graphene for large-area flexible organic light-emitting diodes. Nat. Commun. 8, 14560 (2017).

33. Wang, X. et al. Direct observation of poly(methyl methacrylate) removal from a graphene surface. Chem. Mater. 29, 2033–2039 (2017).

34. Di Bartolomeo, A. Graphene Schottky diodes: an experimental review of the rectifying graphene/semiconductor heterojunction. Phys. Rep. 606, 1–58 (2016).

35. Tongay, S. et al. Rectification at graphene-semiconductor interfaces: zero-gap semiconductor based diodes. Phys. Rev. X 2, 011002 (2012).

36. Sinha, D. & Lee, J. U. Ideal graphene/silicon Schottky junction diodes. Nano. Lett. 14, 4660–4664 (2014).

37. Parui, S. et al. Temperature dependent transport characteristics of graphene/n-Si diodes. J. Appl. Phys. 116, 244505 (2014).

38. Miao, X. H. et al. High efficiency graphene solar cells by chemical doping. Nano. Lett. 12, 2745–2750 (2012).

39. Shi, E. et al. Colloidal antireflection coating improves graphene-silicon solar cells. Nano. Lett. 13, 1776–1781 (2013).

40. Kim, H.-Y., Lee, K., McEvoy, N., Yim, C. & Duesberg, G. S. Chemically modulated graphene diodes. Nano. Lett. 13, 2182–2188 (2013).

41. Singh, A., Uddin, M. A., Sudarshan, T. & Koley, G. Tunable reverse-biased graphene/silicon heterojunction Schottky diode sensor. Small 10, 1555–1565 (2014).

42. Yang, H. et al. Graphene barristor, a triode device with a gate-controlled Schottky barrier. Science 336, 1140–1143 (2012).

43. Bouma, B. C. & Roelofs, A. C. An experimental determination of the forward-biased emitter-base capacitance. Solid-State Electron. 21, 833–836 (1978).

44. Hjelmgren, H., Kollberg, E. & Lundgren, L. Numerical simulations of the capacitance of forward-biased Schottky-diodes. Solid-State Electron. 34, 587–590 (1991).

45. Lee, S. W. & Prendergast, E. J. Analytical relations for determining the base transit times and forward-biased junction capacitances of bipolar transistors. Solid-State Electron. 28, 767–773 (1985).

46. Liou, J. J. & Malocha, D. C. Modeling the non-quasi-static metal-semiconductor space-charge-region capacitance. J. Appl. Phys. 65, 1782–1787 (1989).

47. Liou, J. J. & Lindholm, F. A. Forward-voltage capacitance and thickness of p-n junction space-charge regions. IEEE Trans. Electron Dev. ED-34, 1571–1579 (1987).

48. Crowell, C. R. & Sze, S. M. Electron-optical-phonon scattering in the emitter and collector barriers of semiconductor-metal-semiconductor structures. Solid-State Electron. 8, 979–990 (1965).

49. Wong, H.-S. P. & Akinwande, D. Carbon Nanotube and Graphene Device Physics. (Cambridge University Press, New York, 2011).

## Acknowledgements

This work is supported by National Natural Science Foundation of China (Nos 61704175, 51625203, 51532008, 51521091, 51272257, 51572264, 51502304, 61422406, 61574143, 51325205, 51290273, and 51521091), Institute of Metal Research, Chinese Academy of Sciences (project Young Merit Scholars and No. 2017-PY04), the Chinese Academy of Sciences (Grant KGZD-EW-T06, ZDBS-LY-JSC027), the Strategic Priority Research Program of Chinese Academy of Sciences (Grant No. XDB30000000), the Thousand Talent Program for Young Outstanding Scientists, and the National Key Research and Development Program of China (2016YFB0401104, 2016YFA0200101). The authors wish to thank Hui-Ming Cheng, Peter Thrower, Yi-Peng Wang, Hua-Hua Li, Hai-Jun Lou, Takeaki Yajima, Tomonori Nishimura, Akira Toriumi, and Lin Zhu for valuable discussions.

## Author information

Authors

### Contributions

C.L. and D.S. conceived the project. C.L. and W.M. contributed equally to this work. C.L. designed and performed the experiments, as well as electrical measurements and data analysis. W.M. carried out graphene growth and transfer supervised by W.R. M.C. performed SEM and AFM measurement. C.L. and D.S. wrote the paper. All authors discussed the results and commented on the paper.

### Corresponding author

Correspondence to Dongming Sun.

## Ethics declarations

### Competing interests

The authors declare no competing interests.

Peer review information Nature Communications thanks Jaroslaw Dabrowski, Eddy Simoen and the other, anonymous, reviewer(s) for their contribution to the peer review of this work. Peer reviewer reports are available.

Publisher’s note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

## Rights and permissions

Reprints and Permissions

Liu, C., Ma, W., Chen, M. et al. A vertical silicon-graphene-germanium transistor. Nat Commun 10, 4873 (2019). https://doi.org/10.1038/s41467-019-12814-1

• Accepted:

• Published:

• DOI: https://doi.org/10.1038/s41467-019-12814-1

• ### Emerging Internet of Things driven carbon nanotubes-based devices

• Shu Zhang
• Jinbo Pang
• Mark H. Rümmeli

Nano Research (2022)