# SCIENTIFIC REPORTS

Received: 13 July 2016 Accepted: 20 September 2016 Published: 10 October 2016

## **OPEN** Two Dimensional Electrostrictive Field Effect Transistor (2D-EFET): A sub-60mV/decade Steep Slope **Device with High ON current**


Saptarshi Das

This article proposes a disruptive device concept which meets both low power and high performance criterion for post-CMOS computing and at the same time enables aggressive channel length scaling. This device, hereafter refer to as two-dimensional electrostrictive field effect transistor or 2D-EFET, allows sub-60 mV/decade subthreshold swing and considerably higher ON current compared to any state of the art FETs. Additionally, by the virtue of its ultra-thin body nature and electrostatic integrity, the 2D-EFET enjoys scaling beyond 10 nm technology node. The 2D-EFET works on the principle of voltage induced strain transduction. It uses an electrostrictive material as gate oxide which expands in response to an applied gate bias and thereby transduces an out-of-plane stress on the 2D channel material. This stress reduces the inter-layer distance between the consecutive layers of the semiconducting 2D material and dynamically reduces its bandgap to zero i.e. converts it into a semimetal. Thus the device operates with a large bandgap in the OFF state and a small or zero bandgap in the ON state. As a consequence of this transduction mechanism, internal voltage amplification takes place which results in sub-60 mV/decade subthreshold swing (SS).

Ever since the inception of metal oxide semiconductor field effect transistor (MOSFET), Scaling has been the primary driving force behind its unprecedented success. The early era of scaling (~1975–2005: Dennard Scaling) had two characteristic features: dimension scaling which allowed the number of transistor per chip to increase by 1000000x and consequently their speed to increase by 1000x, and voltage scaling which kept the power density practically constant throughout this scaling regime<sup>1,2</sup>. However, around 2005, the voltage scaling almost stopped as further reduction in the supply voltage  $(V_{DD})$  and hence the threshold voltage  $(V_{TH})$  was leading to exponential increase in the OFF state current  $(I_{OFF})^3$ . This is a direct consequence of non-scalability of the subthreshold swing (SS) to below 60 mV/decade arising out of Boltzmann statistics that governs the operation of conventional MOSFETs. Dimension scaling, however, continued beyond 2005, but, under the new generalized scaling rules. This inevitably led to increase in the power density at the same rate as the integration density. The actual scenario is made worse by non-scaling factors which escalated static and leakage power densities at a much faster rate<sup>3</sup>. Power/heat dissipation, henceforth, became the main problem for high performance microprocessors. Today, in 2016, even dimension scaling seems extremely challenging beyond 10 nm gate length ( $L_G$ ) owing to fundamental material limitations. So it is not too far when all aspects of MOSFET scaling will completely stop, marking the end of the silicon complementary metal oxide semiconductor (CMOS) era. Therefore, in order to restore the golden era of transistor scaling, energy efficient and high performance innovative device ideas based on aggressively scalable novel materials need to be conceived on an urgent and immediate basis.

From the above discussion it is obvious that post-Si-CMOS devices have to resolve two key challenges: length scaling and voltage scaling. For length scaling, low dimensional systems like nanotubes<sup>4,5</sup>, nanowires<sup>6,7</sup> and very recently nanosheets<sup>8-14</sup> are being considered as alternative materials to Si due to their inherent electrostatic integrity that allows fundamentally superior scaling properties. Voltage scaling, however, necessitates steep slope devices which in turn require operation beyond Boltzmann statistics. Several steep switching device concepts like tunneling FETs<sup>15,16</sup>, piezoelectric strain modulated Si FinFETs<sup>17</sup>, negative capacitance ferroelectric

Department of Engineering Science and Mechanics & Material Research Institute, Pennsylvania State University, State College, 16803, USA. Correspondence and requests for materials should be addressed to S.D. (email: sud70(a) psu.edu)




**Figure 1. Proposed 2D-EFET.** In the OFF state the 2D channel material offers a large bandgap and restricts current flow whereas in the ON state the 2D channel material offers a small or zero bandgap and allows current flow. The expansion in the electrostrictive material in response to the applied gate bias is compensated by reduction in inter-layer distance between two consecutive layers of the 2D material. This transduction results in an internal voltage amplification which allows the SS to become less than 60 mV/decade.

.....

FETs<sup>18</sup> excitonic FETs<sup>19</sup> and spin-based FETs<sup>20,21</sup> have been proposed. Among these, tunneling FETs are the most matured candidates which have experimentally demonstrated SS less than 60 mV/decade<sup>15</sup>. However, the greatest challenge for tunneling FETs are their low ON state current densities limited by large tunneling barriers. Piezoelectric strain modulated Si FinFETs are also promising but suffers from the limitation of bulk nature of Si at the scaling limits. The readers should note that the objective for post-CMOS device design is mainly two-fold: SS slope should be as abrupt as possible (ideally zero) to meet the low power requirement whereas the ON current should be as high as possible to increase device speed.

In this context, 2D layered semiconductors are receiving significant attention as possible candidates for post-Si electronics owing to their ultra-thin body nature that allows aggressive channel length scaling and hence high performance. Moreover, recent experimental and theoretical studies show that the bandgap of multilayer transition metal dichalcogenides (TMDs: an extensively studied class of 2D materials) like MoS<sub>2</sub>, WSe<sub>2</sub> etc. can be dynamically reduced to zero by applying out-of-plane stress<sup>22,23</sup>. In this article we, therefore, combine the superior scalability of 2D materials with stress induced dynamic bandgap engineering into a breakthrough device concept called Two Dimensional Electrostrictive Field Effect Transistor or 2D-EFET. As shown in Fig. 1, the device structure resembles a conventional 2D-FET with the exception that the gate insulator is substituted with an electrostrictive material. The operating principal, however, differs significantly since an electrostrictive material not only behaves like a high-k insulating gate oxide but also undergoes longitudinal expansion when an electric field is applied across it. This expansion transduces an out-of-plane stress on the 2D channel material and monotonically reduces its bandgap to zero. In the OFF state, the 2D-EFET operates with a large bandgap and prevents current conduction whereas in the ON state, it operates with a smaller or zero bandgap and allows current conduction. The fascinating aspect of 2D-EFET is that it offers steep SS below 60 mV/decade owing to an internal feedback mechanism giving rise to voltage amplification and at the same time provides significantly higher ON state current density compared to any existing charge based device concepts.

The operation of 2D-EFET is conceptually explained in Fig. 2 and through equation 1 through 8. Figure 2a shows the strain (S) versus electric field ( $\xi$ ) characteristics (equation 1) of an electrostrictive material and Fig. 2b shows the bandgap ( $E_G$ ) versus out-of-plane stress (P) characteristics (equation 2) of a 2D material based on phenomenological models. The parameter sets ( $\alpha$ ,  $\beta$ ,  $\delta$ ) and (E<sub>60</sub>,  $\kappa$ ,  $\chi$ ) are specific to the choice of electrostrictive and 2D material and their values used for our simulations were extracted from experimental literature (the linear approximation of equation 1 and 2 which are also shown in Fig. 2a,b will be used primarily for easier qualitative discussion). In 2D-EFET, equations 1 and 2 are coupled through equation 3, where,  $t_E$  is the thickness of the electrostrictive material,  $\Upsilon_{2D}$  and  $t_{2D}$  are, respectively, the Young's modulus and thickness of the 2D material, and finally,  $\eta$  quantifies the ratio of strain transfer from the electrostrictive material to the channel material such that  $\Delta t_{2D} = \eta \cdot \Delta t_F (0 < \eta < 1)$ . Note that  $\eta$  is a very important parameter for the 2D-EFET since it determines the efficiency of strain transduction and hence the improvement in SS. It remains to be experimentally demonstrated how electrostrictive material can be integrated with 2D materials for maximum strain transfer. One possible strategy would be capping/encapsulating the entire device structure in a rigid fixture to minimize the expansion of the electrostrictive material away from the 2D channel. Other possible approach will be engineering better electrostrictive material which can provide higher strain than PMN-PT and thereby compensate for poor coupling efficiency. Recently, there has been significant progress towards the development of lead-free ceramics by various doping and alloying routes which includes titanates, alkaline niobates and bismuth perovskites and their solid solutions<sup>24</sup>. Specifically, giant electric field-induced strain (EFIS) was observed in Nb modified lead-free Bi<sub>0.5</sub>Na<sub>0.5</sub>TiO<sub>3</sub> - Bi<sub>0.5</sub>K<sub>0.5</sub>TiO<sub>3</sub> - LiTaO<sub>3</sub> (BNT-BKT-LT) ternary system. With 3 mol% Nb substitution, the EFIS



**Figure 2.** Operating principle for 2D-EFET. (a) Strain (S) *versus* electric field ( $\xi_e$ ) characteristics of an electrostrictive material (PMN-PT). (b) Bandgap ( $E_G$ ) *versus* out-of-plane stress (P) characteristics of a 2D material (MoS<sub>2</sub>). (c) Equivalent capacitive network for a 2D-EFET. (d) Schematic showing the band movement in 2D-EFET in response to applied gate bias ( $V_{GS}$ ).  $\Psi_S$  is the usual electrostatic component, whereas  $\Psi_E$  is the electrostrictive component.  $\Psi_E$  arises due to the reduction in the bandgap of the 2D material in response to the out-of-plane stress transduced by the electrostrictive material. This gives rise to internal voltage amplification which is ultimately responsible for steep subthreshold swing (SS) less than 60 mV/decade in 2D-EFETs.

could be enhanced up to 641 pm/V<sup>25</sup>. Lead-free Zr-modified  $Bi_{0.5}(Na_{0.78}K_{0.22})_{0.5}TiO_3$  ceramics (BNKTZ-100x, with x = 0-0.05) also demonstrated enhanced unipolar field-induced strain of 0.43%<sup>26</sup>.

Figure 2c shows an equivalent capacitive network model for our 2D-EFET where, V<sub>GS</sub> is the applied external gate bias,  $\Psi_S$  is the electrostatic surface potential and  $C_E$ ,  $C_{CH}$  and  $C_{IT}$  are respectively the capacitances associated with the electrostrictive material, the 2D channel material and the interface traps. Figure 2d shows position of the energy bands inside the 2D channel material corresponding to the OFF and ON state of device operation. Note that the additional band movement  $\Psi_{\rm E}$  appears due to the decrease in the bandgap of the channel material through electrostrictive transduction. Theoretical simulations performed on bilayer TMDs by Kumar et al.<sup>23</sup> suggests that the conduction band (CB) minima between the K-F high symmetry point and the valence band (VB) maxima at the  $\Gamma$  point in the Brillouin zone of various TMDs move towards their corresponding Fermi levels when the inter-layer spacing between the successive van der Waals layers are monotonically reduced. It is also apparent from their calculations that the rate of movements of CB minima and VB maxima as a function of the inter-layer spacing are almost similar which justifies the assumption  $\Psi_{\rm E} = 1/2 \Delta E_{\rm G}$ . Note that the total channel potential  $(\Psi_{\rm T} = \Psi_{\rm S} + \Psi_{\rm F})$  is always greater than  $\Psi_{\rm S}$  and results in an internal voltage amplification. Figure 3 shows electrostatic ( $\Psi_{\rm S}$ ), electrostrictive ( $\Psi_{\rm E}$ ) and total channel potential ( $\Psi_{\rm T}$ ) as a function of external gate bias (V<sub>GS</sub>) obtained by solving equation 4 through 6 self-consistently with equation 7. Note that  $C_{CH}$  enters into the expression for  $\Psi_{\rm S}$  and  $\Psi_{\rm T}$  through the quantity r. In equation 7, D(E) denotes the 2D density of states derived from parabolic energy dispersion relationship,  $m^*$  is the carrier effective mass, h is the Planck's constant and  $f_S(E)$  and  $f_{\rm D}(E)$  are the Fermi function for the source and drain contact electrodes, respectively. Finally equation 8 (k<sub>B</sub> is the Boltzmann constant, q is the electronic charge and T is the temperature) represents the subthreshold swing (SS).

$$S = \frac{\alpha \xi^2}{\beta + \delta \xi^{1.5}} \approx \lambda \xi \tag{1}$$

$$E_G = E_{G0} - \kappa P + \chi P^2 \approx E_{G0} - \kappa' P \tag{2}$$

$$P = \Upsilon_{2D} \eta \frac{t_E}{t_{2D}} S \approx \sigma \xi \tag{3}$$

$$\Psi_{S} = \frac{C_{E}}{C_{E} + C_{IT} + C_{CH}} q V_{GS} = r q V_{GS}; r \le 1$$
(4)




Figure 3. Channel Potential Map. (a) Electrostatic ( $\Psi_S$ ), (b) Electrostrictive ( $\Psi_E$ ) and (c) Total channel potential ( $\Psi_T$ ) as a function of applied gate bias ( $V_{GS}$ ) for  $\gamma = 0.0$  (black),  $\gamma = 0.7$  (red),  $\gamma = 1.5$  (blue) and  $\gamma = 2.0$  (green) with  $C_{TT} = 0$ . Clearly, the electrostatic band movement is one to one (r = 1) with  $V_{GS}$  in the subthreshold regime (OFF state) of the device operation and as such no electrostrictive transduction occurs. However, as the device enters near threshold or ON state operation feedback mechanism begins between electrostatic and electrostrictive potentials since r < 1 owing to finite channel capacitance ( $C_{CH}$ ). This leads to internal voltage amplification ( $\Psi_T > V_{GS}$ ) in the ON state as shown in Fig. 3c. The dotted black line represents  $\Psi_T = V_{GS}$ . However, this amplification is not conducive for sub-60 mV/decade SS. Figure (**c**-**e**) shows respectively  $\Psi_S$ ,  $\Psi_E$  and  $\Psi_T$  as a function of  $V_{GS}$  for same values of  $\gamma$  but with finite  $C_{TT} = 3C_E$ . In these instances, electrostrictive transduction take place even in the OFF state. However, internal voltage amplification only occurs with  $\gamma = 1.5$  (blue) and  $\gamma = 2.0$  (green). The material parameters used for our self-consistent simulations are as follows:  $\alpha = 8e-5$  (cm/kV)<sup>2</sup>,  $\beta = 20$ ,  $\delta = 3.5$ (cm/kV)<sup>1.5</sup>,  $E_{G0} = 1.6 \text{ eV}$ ,  $\kappa = 70 \text{ meV/GPa}$ ,  $\chi = 1.2 \text{ meV/(GPa)}^2$ ,  $\Upsilon_{2D} = 300$ GPa,  $t_{2D} = 1$  nm,  $t_E = 100$  nm, m<sup>\*</sup> = 0.45m\_0. The values of  $\eta$  ( $0 < \eta < 1$ ) were adjusted to obtain the different  $\gamma$  values.

$$\xi = \frac{qV_{GS} - \Psi_S}{t_E} = (1 - r)\frac{qV_{GS}}{t_E}$$
(5)


$$\Psi_E = \frac{\Delta E_G}{2} = \frac{\kappa}{2} \left[ \sigma (1-r) \frac{q V_{GS}}{t_E} \right] - \frac{\chi}{2} \left[ \sigma (1-r) \frac{q V_{GS}}{t_E} \right]^2 \approx \gamma (1-r) q V_{GS}; \gamma = \sigma \frac{\kappa}{2t_E};$$
(6)

$$C_{CH} = q^2 \frac{\partial}{\partial (\Psi_S + \Psi_E)} \int D(E) \frac{f_S(E) + f_D(E)}{2} dE; D(E) = \frac{4\pi m^*}{h^2};$$
(7)

$$SS = \left(\frac{\partial \log I_{DS}}{\partial V_{GS}}\right)^{-1} = \left(\frac{\partial \log I_{DS}}{\partial \Psi_T} \frac{\partial \Psi_T}{\partial V_{GS}}\right)^{-1} = \frac{\frac{\kappa_{BT}}{q} \ln 10}{\frac{1}{q} \frac{\partial \Psi_T}{\partial V_{GS}}} = \frac{\frac{60 \ mV}{dec}}{\frac{1}{q} \frac{\partial \Psi_T}{\partial V_{GS}}} \approx \frac{\frac{60 \ mV}{dec}}{r + \gamma(1 - r)}$$
(8)

ı. т

As evident from equation 8, in order to obtain sub-60 mV/decade SS, it is necessary to make  $\partial \Psi_T / \partial V_{GS} > 1$  in the OFF state of the device operation. This is possible if and only if the quantity r < 1 which could be achieved through a finite value of  $C_{CH}$  or  $C_{TT}$  or both. Now, in a conventional 2D-FET (where  $\gamma = 0$  and, therefore,  $\Psi_E = 0$  and  $\Psi_T = \Psi_S$ ),  $C_{CH}$  is negligible in the OFF state since  $D(E) \approx 0$  and  $C_{TT}$  should ideally be negligible so that r = 1 (i.e.  $\Psi_S = V_{GS}$ , in equation 4) and hence SS = 60 mV/decade. This is the best possible SS achievable within Boltzmann limit. In 2D-FETs r < 1 leads to SS > 60 mV/decade which is undesirable. But, this scenario is completely different for the proposed 2D-EFET, since r = 1 results in  $\xi = 0$  and hence  $\Psi_E = 0$ . So no transduction leading to internal voltage amplification can occur. As shown in Fig. 3a, if  $C_{TT} = 0$ , the electrostatic band movement is almost one to one with the applied gate bias in the OFF state of the device ( $V_{GS} < V_{FB} - \nu_{TB}$ , where,  $V_{FB}$  is the flat band voltage and  $\nu_{TB}$  denotes the thermal broadening;  $\nu_{TB} = 6k_BT$ . We have used  $V_{FB} = 0.4$  V for our



**Figure 4. 2D-EFET Device Characteristics.** Room temperature current ( $I_{DS}$ ) *versus* gate voltage ( $V_{GS}$ ) characteristics of 2D-EFET for  $\gamma = 0.0$  (black),  $\gamma = 0.7$  (red),  $\gamma = 1.5$  (blue) and  $\gamma = 2.0$  (green) with (**a**)  $C_{TT} = 0$  and (**b**)  $C_{TT} = 3C_E$ . The  $\eta$  values used to obtain the corresponding  $\gamma$  values are 0.0, 0.2, 0.4, and 0.6, respectively. Source to drain bias of  $V_{DS} = 0.1$  V and flat band voltage of  $V_{FB} = 0.4$  V was used. (**c**) Subthreshold Swing (SS) as a function of  $\gamma$  for different values of  $C_{TT}$ . Clearly sub-60 mV/decade SS is obtained if and only if  $C_{TT} > 0$  and  $\gamma > 1$ . (**d**) Dynamic bandgap change in the channel of a 2D-EFET due to electrostrictive transduction for  $\gamma = 2$ ,  $C_{TT} = 3C_E$  and  $V_{FB} = 0.4$  V. (**e**) Room temperature output characteristics ( $I_{DS}$  *versus*  $V_{DS}$ ) for the same 2D-EFET for different values of  $V_{GS}$ . The rectangular boxes in figure (**d**,**e**) correlate the length of the saturation region with the dynamic bandgap of the 2D-EFET. (**f**) ON current ( $I_{ON}$ ) and ON to OFF current ratio ( $I_{ON}/I_{OFF}$ ) as a function of  $V_{FB}$  for different supply voltages ( $V_{DS} = V_{GS} = V_{DD}$ ). Ballistic Landauer formalism was used to compute the current *versus* voltage characteristics.

simulations). This is true irrespective of the value of  $\gamma$ . However, as the device enters near threshold or ON state operation,  $C_{CH}$  becomes finite leading to r < 1 and  $\Psi_E > 0$  as shown in Fig. 3a,b respectively. This initiates an internal feedback mechanism which requires a readjustment of  $\Psi_S$  since  $C_{CH}$  depends on both electrostatic and electrostrictive potential (equation 7). Hence,  $\Psi_S$  becomes non-monotonic in the ON state of device operation as shown in Fig. 3a. Note that higher values of  $\gamma$  are associated with more efficient strain transduction and hence stronger and more abrupt feedback mechanism. The total channel potential  $\Psi_T$  however, increases monotonically according to Fig. 3c. But, none of these scenarios are conducive for achieving sub-60 mV/decade SS since the internal voltage amplification ( $\Psi_T > \Psi_S$ ) takes place only in the ON state of the device operation. As shown in Fig. 3d–f, more favorable conditions can be achieved when  $C_{TT}$  is finite. This allows r < 1 and hence  $\Psi_E > 0$  in the OFF state of the device operation which ultimately leads to internal voltage amplification ( $\Psi_T > \Psi_S$ ). However, the criterion for sub-60 mV/decade SS i.e.  $\partial \Psi_T / \partial V_{GS} > 1$  is achieved only when  $\gamma > 1$  and r < 1 as obvious from equation 9. Note that internal voltage amplification leading to sub-60 mV/decade SS can also be achieved in negative capacitance ferroelectric FETs (NCFETs). However, the working principle of NCFET is distinctly different compared to 2D-EFET<sup>18</sup>.

Figure 4a,b shows the transfer characteristics of 2D-EFET obtained by solving equations 4 through 7 self consistently with ballistic Landauer formalism<sup>27</sup> (equation 9).

$$I_{DS} = I_1 - I_2;$$
  

$$I_1 = \frac{q}{\pi} \int_{qV_{FB} - \Psi_T}^{\infty} D(E)v(E)f(E)dE; I_2 = \frac{q}{\pi} \int_{qV_{FB} - \Psi_T + qV_{DD}}^{\infty} D(E)v(E)f(E)dE$$
(9)

In equation 9, I<sub>1</sub> and I<sub>2</sub> are the current due to electron injection from the drain and the source contacts, respectively and v(E) is the carrier velocity. As expected sub-60 mV/decade SS is achieved for finite value of C<sub>IT</sub> and  $\gamma > 1$ . Figure 4c shows the average SS (over 4 decades) as a function of  $\gamma$  for different values of C<sub>IT</sub>. It is counter intuitive from a conventional 2D-FET stand point to note that higher values of C<sub>IT</sub> allow better subthreshold slopes in 2D-EFET for a given value of  $\gamma$ . But the reader should realize that although finite C<sub>IT</sub> is detrimental for electrostatic band movement, it is beneficial for electrostrictive band movement. This is because larger C<sub>IT</sub> ensures larger potential drop across the electrostrictive gate material which culminates into higher stress and greater bandgap reduction in the 2D channel material. In principle, if we make r = 0 corresponding to an infinitely large C<sub>IT</sub> then  $\Psi_S = 0$ , which completely stops the electrostatic band movement in the channel. However,  $\Psi_E$  will still be finite due to the electrostrictive band movement. As long as  $\Delta \Psi_E > \Delta V_{GS}$ , internal voltage amplification will

occur leading to SS < 60 mV/decade. Note that the improvement in the SS in 2D-EFET is essentially determined through the quantity  $\gamma$  which includes several material parameters corresponding to both the 2D material and the electrostrictive material. A larger overall value for  $\gamma$  will ensure a better SS as evident from equation 8. A thicker channel material will certainly make  $\gamma$  small in accordance with equation 6, whereas monolayer materials obviously lack van der Waals spacing. Bilayer materials are optimum for 2D-EFET since these are the thinnest with a finite van der Waals spacing. In the manuscript we have used the material parameters corresponding to MoS<sub>2</sub> since it has been most extensively studied in experiments. Other TMDs also demonstrate similar effects, however there is lack of experimental literature. In fact as shown by Kumar *et al.*<sup>23</sup>, similar bandgap changes can be obtained at smaller strain values for MoSe<sub>2</sub> and MoTe<sub>2</sub> i.e. these materials offer larger  $\kappa$  values and hence larger  $\gamma$ .

Figure 4d shows the dynamic bandgap change as a function of the applied gate bias and Fig. 4e shows the output characteristics for the 2D-EFET with  $\gamma = 2.0$  and  $C_{IT} = 3C_E$ . The reader should remember that the length of the plateau in the output characteristics which is referred to as the saturation regime is equal to the bandgap of the channel material (at T = 0 K and shortened by few  $k_BT$  due to thermal broadening at finite T) for a ballistic transistor. Since the bandgap changes in our 2D-EFET as a function of the applied gate bias, the length of the saturation region also changes accordingly in Fig. 4e. Figure 4f shows the ON current (I<sub>ON</sub>) and ON to OFF current ratio ( $I_{ON}/I_{OFF}$ ) for the 2D-EFET as a function of the flat band voltage ( $V_{FB}$ ) for different supply voltages ( $V_{DD}$ ). As expected I<sub>ON</sub> increases with increase in V<sub>DD</sub> but decreases with increase in V<sub>FB</sub>, whereas, I<sub>OFF</sub> remains practically constant with  $V_{DD}$  and decreases exponentially with increase in  $V_{FB}$  resulting in the trends observed in Fig. 4f. Clearly, the standard requirement for high performance FETs (i.e.  $I_{ON} = 1 \text{ mA}/\mu\text{m}$  and  $I_{ON}/I_{OFF} = 10^4$ ) can be achieved by 2D-EFET for  $V_{DD} = 0.2 V$  which is 3 times smaller than the predicted  $V_{DD} = 0.6 V$  for 2020 by ITRS. Moreover, ON current as high as  $10 \text{ mA}/\mu\text{m}$  can be delivered by 2D-EFET for a supply voltage of  $V_{DD} = 0.4 \text{ V}$ . One criticism could arise from achievable operating speed in 2D-EFET since mechanical motions are slow and limited by the acoustic velocities. However, a simple back of the envelop calculation (conservative) with  $t_{\rm F} = 100$  nm and  $v_e$  = speed of sound in solid = 1000 m/s results in ~100 GHz operating speed. One obvious way to increase the speed would be the scaling of the thickness of the electrostrictive material  $(t_E)$ , however, this may lead to reduction in strain transfer and hence increase in SS. Optimization will be investigated in future studies. Finally, channel length (L<sub>G</sub>) scalability of 2D-EFET is determined through the band bending length  $\lambda$  (equation 10), which is derived by solving 2D Poisson's equation similar to conventional planar FETs<sup>6</sup>. Therefore, from a pure electrostatic point of view, the use of ultra-thin 2D channels ( $t_{2D} = 1 \text{ nm}, \varepsilon_{2D} = 8$ ), with ultra-high-k dielectric  $(t_E = 100 \text{ nm}, \varepsilon_E = 2000)$  allows scalability  $(L_G > 3\lambda = 1.8 \text{ nm})$  well beyond 10 nm technology node<sup>6</sup>.

$$\lambda = \sqrt{t_{2D} t_E \varepsilon_{2D} / \varepsilon_E} \tag{10}$$

In the conclusion, a novel and disruptive device concept called 2D-EFET based on strain transduction and dynamic bandgap engineering in 2D material has been proposed and numerically evaluated. The 2D-EFET provides a breakthrough solution for post silicon, ultra-low power, high performance and aggressively scalable device technology.

#### References

- 1. Dennard, R. H., Rideout, V., Bassous, E. & LeBlanc, A. Design of ion-implanted MOSFET's with very small physical dimensions. Solid-State Circuits, IEEE Journal of 9, 256–268 (1974).
- Frank, D. J. et al. Device scaling limits of Si MOSFETs and their application dependencies. Proceedings of the IEEE 89, 259–288 (2001).
- 3. Haensch, W. et al. Silicon CMOS devices beyond scaling. IBM Journal of Research and Development 50, 339-361 (2006).
- 4. Avouris, P., Chen, Z. & Perebeinos, V. Carbon-based electronics. *Nature nanotechnology* **2**, 605–615 (2007).
- 5. Franklin, A. D. & Chen, Z. Length scaling of carbon nanotube transistors. Nature nanotechnology 5, 858-862 (2010).
- 6. Appenzeller, J. et al. Toward nanowire electronics. Electron Devices, IEEE Transactions on 55, 2827-2845 (2008).
- 7. Li, Y., Qian, F., Xiang, J. & Lieber, C. M. Nanowire electronic and optoelectronic devices. Materials today 9, 18-27 (2006).
- Das, S., Robinson, J. A., Dubey, M., Terrones, H. & Terrones, M. Beyond graphene: Progress in novel two-dimensional materials and van der waals solids. *Annual Review of Materials Research* 45, 1–27 (2015).
- 9. Radisavljevic, B., Radenovic, A., Brivio, J., Giacometti, V. & Kis, A. Single-Layer MoS<sub>2</sub> Transistors. *Nature Nanotechnology* 6, 147–150 (2011).
- Das, S., Chen, H.-Y., Penumatcha, A. V. & Appenzeller, J. High performance multilayer MoS2 transistors with scandium contacts. Nano letters 13, 100–105 (2012).
- Das, S. & Appenzeller, J. WSe2 field effect transistors with enhanced ambipolar characteristics. *Applied Physics Letters* 103, 103501 (2013).
- 12. Das, S., Demarteau, M. & Roelofs, A. Ambipolar phosphorene field effect transistor. ACS nano 8, 11730–11738 (2014).
- Butler, S. Z. et al. Progress, challenges, and opportunities in two-dimensional materials beyond graphene. ACS nano 7, 2898–2926 (2013).
- 14. Meric, I. *et al.* Current saturation in zero-bandgap, top-gated graphene field-effect transistors. *Nature nanotechnology* **3**, 654–659 (2008).
- 15. Lu, H. & Seabaugh, A. Tunnel field-effect transistors: state-of-the-art. Electron Devices Society, IEEE Journal of the 2, 44-49 (2014).
- Das, S., Prakash, A., Salazar, R. & Appenzeller, J. Toward low-power electronics: tunneling phenomena in transition metal dichalcogenides. ACS nano 8, 1681–1689 (2014).
- 17. van Hemert, T. & Hueting, R. J. Piezoelectric strain modulation in FETs. IEEE transactions on electron devices 60, 3265–3270 (2013).
- Salahuddin, S. & Datta, S. Use of negative capacitance to provide voltage amplification for low power nanoscale devices. Nano letters 8, 405–410 (2008).
- Bourianoff, G. I., Gargini, P. A. & Nikonov, D. E. Research directions in beyond CMOS computing. Solid-State Electronics 51, 1426–1431 (2007).
- 20. Behin-Aein, B., Datta, D., Salahuddin, S. & Datta, S. Proposal for an all-spin logic device with built-in memory. *Nature Nanotechnology* **5**, 266–270 (2010).
- Banerjee, S. K., Register, L. F., Tutuc, E., Reddy, D. & MacDonald, A. H. Bilayer PseudoSpin Field-Effect Transistor (BiSFET): A Proposed New Logic Device. *IEEE Electron Device Letters* 30, 158–160 (2009).

- 22. Nayak, A. P. et al. Pressure-induced semiconducting to metallic transition in multilayered molybdenum disulphide. Nature communications 5 (2014).
- 23. Kumar, A. & Ahluwalia, P. Semiconductor to metal transition in bilayer transition metals dichalcogenides MX2 (M=Mo, W; X=S, Se, Te). *Modelling and Simulation in Materials Science and Engineering* **21**, 065015 (2013).
- 24. Coondoo, I., Panwar, N. & Kholkin, A. Lead-free piezoelectrics: Current status and perspectives. *Journal of Advanced Dielectrics* **3**, 1330002 (2013).
- Pham, K.-N. et al. Giant strain in Nb-doped Bi 0.5 (Na 0.82 K 0.18) 0.5 TiO 3 lead-free electromechanical ceramics. Materials Letters 64, 2219–2222 (2010).
- Hussain, A., Ahn, C. W., Lee, J. S., Ullah, A. & Kim, I. W. Large electric-field-induced strain in Zr-modified lead-free Bi 0.5 (Na 0.78 K 0.22) 0.5 TiO 3 piezoelectric ceramics. Sensors and Actuators A: Physical 158, 84–89 (2010).
- 27. Lundstrom, M. & Guo, J. Nanoscale transistors: device physics, modeling and simulation (Springer Science & Business Media, 2006).

#### **Author Contributions**

S.D. has conceived, designed and performed the simulation and analysis. S.D. wrote the paper.

### Additional Information

Competing financial interests: The author declares no competing financial interests.

How to cite this article: Das, S. Two Dimensional Electrostrictive Field Effect Transistor (2D-EFET): A sub-60mV/decade Steep Slope Device with High ON current. *Sci. Rep.* **6**, 34811; doi: 10.1038/srep34811 (2016).

This work is licensed under a Creative Commons Attribution 4.0 International License. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in the credit line; if the material is not included under the Creative Commons license, users will need to obtain permission from the license holder to reproduce the material. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/

© The Author(s) 2016