Abstract
Parallel wireless digital communication with ultralow power consumption is critical for emerging edge technologies such as 5G and Internet of Things. However, the physical separation between digital computing units and analogue transmission units in traditional wireless technology leads to high power consumption. Here we report a parallel in-memory wireless computing scheme. The approach combines in-memory computing with wireless communication using memristive crossbar arrays. We show that the system can be used for the radio transmission of a binary stream of 480 bits with a bit error rate of 0/480. The in-memory wireless computing uses two orders of magnitude less power than conventional technology (based on digital-to-analogue and analogue-to-digital converters). We also show that the approach can be applied to acoustic and optical wireless communications.
This is a preview of subscription content, access via your institution
Access options
Access Nature and 54 other Nature Portfolio journals
Get Nature+, our best-value online-access subscription
$29.99 / 30 days
cancel any time
Subscribe to this journal
Receive 12 digital issues and online access to articles
$119.00 per year
only $9.92 per issue
Buy this article
- Purchase on SpringerLink
- Instant access to full article PDF
Prices may be subject to local taxes which are calculated during checkout
Similar content being viewed by others
Data availability
Source data are provided with this paper. All other data that support the plots within this paper and other findings of this study are available from the corresponding authors upon reasonable request.
References
Elgala, H., Mesleh, R. & Haas, H. Indoor optical wireless communication: potential and state-of-the-art. IEEE Commun. Mag. 49, 56–62 (2011).
Huang, J.-g et al. Underwater acoustic communication and the general performance evaluation criteria. Frontiers Inf. Technol. Electronic Eng. 19, 951–971 (2018).
Skrimponis, P. et al. Power consumption analysis for mobile mmWave and sub-THz receivers. In Proc. 2020 2nd 6G Wireless Summit (6G SUMMIT) 1–5 (IEEE, 2020).
Joshi, S. & Juntti, M. RF-chain ADC resolution trade-off in MIMO hybrid architecture. In Proc. 2018 52nd Asilomar Conference on Signals, Systems, and Computers 259–263 (IEEE, 2018).
Murmann, B. The race for the extra decibel: a brief review of current ADC performance trajectories. IEEE Solid-State Circuits Mag. 7, 58–66 (2015).
Murmann, B. Energy limits in A/D converters. In Proc. 2013 IEEE Faible Tension Faible Consommation 1–4 (IEEE, 2013).
Dang, S. et al. What should 6G be? Nat. Electron. 3, 20–29 (2020).
I, C.-L., Han, S. & Bian, S. Energy-efficient 5G for a greener future. Nat. Electron. 3, 182–184 (2020).
Kyriacou, G. A. Oxide electronics for 5G and 6G. Nat. Electron. 4, 705–706 (2021).
Ilderem, V. The technology underpinning 5G. Nat. Electron. 3, 5–6 (2020).
Take it to the edge. Nat. Electron. 2, 1 (2019).
Kim, M. et al. Monolayer molybdenum disulfide switches for 6G communication systems. Nat. Electron. 5, 367–373 (2022).
Lanza, M. et al. Memristive technologies for data storage, computation, encryption, and radio-frequency communication. Science 376, eabj9979 (2022).
Yang, H. H. et al. Revisiting analog over-the-air machine learning: the blessing and curse of interference. IEEE J. Sel. Topics Signal Process. 16, 406–419 (2022).
Wang, C. et al. Scalable massively parallel computing using continuous-time data representation in nanoscale crossbar array. Nat. Nanotechnol. 16, 1079–1085 (2021).
Kendall, J. D. & Kumar, S. The building blocks of a brain-inspired computer. Appl. Phys. Rev. 7, 011305 (2020).
Yao, P. et al. Fully hardware-implemented memristor convolutional neural network. Nature 577, 641–646 (2020).
Prezioso, M. et al. Training and operation of an integrated neuromorphic network based on metal-oxide memristors. Nature 521, 61–64 (2015).
Pi, S. et al. Nanoscale memristive radiofrequency switches. Nat. Commun. 6, 7519 (2015).
Ielmini, D. & Wong, H. S. P. In-memory computing with resistive switching devices. Nat. Electron. 1, 333–343 (2018).
Ma, C. et al. Sub-nanosecond memristor based on ferroelectric tunnel junction. Nat. Commun. 11, 1439 (2020).
Kim, M. et al. Analogue switches made from boron nitride monolayers for application in 5G and terahertz communication systems. Nat. Electron. 3, 479–485 (2020).
Xia, Q. & Yang, J. J. Memristive crossbar arrays for brain-inspired computing. Nat. Mater. 18, 309–323 (2019).
Hu, M. et al. Memristor-based analog computation and neural network classification with a dot product engine. Adv. Mater. 30, 1705914 (2018).
Krestinskaya, O., James, A. P. & Chua, L. O. Neuromemristive circuits for edge computing: a review. IEEE Trans. Neural Netw. Learn. Syst. 31, 4–23 (2020).
Torrejon, J. et al. Neuromorphic computing with nanoscale spintronic oscillators. Nature 547, 428–431 (2017).
Yeon, H. et al. Alloying conducting channels for reliable neuromorphic computing. Nat. Nanotechnol. 15, 574–579 (2020).
Cai, F. et al. A fully integrated reprogrammable memristor–CMOS system for efficient multiply–accumulate operations. Nat. Electron. 2, 290–299 (2019).
Chen, W.-H. et al. CMOS-integrated memristive non-volatile computing-in-memory for AI edge processors. Nat. Electron. 2, 420–428 (2019).
Huo, Q. et al. A computing-in-memory macro based on three-dimensional resistive random-access memory. Nat. Electron. 5, 469–477 (2022).
Wang, Z. et al. Resistive switching materials for information processing. Nat. Rev. Mater. 5, 173–195 (2020).
Zidan, M. A., Strachan, J. P. & Lu, W. D. The future of electronics based on memristive systems. Nat. Electron. 1, 22–29 (2018).
Sun, Z. et al. One-step regression and classification with cross-point resistive memory arrays. Sci. Adv. 6, eaay2378 (2020).
Lin, P. et al. Three-dimensional memristor circuits as complex neural networks. Nat. Electron. 3, 225–232 (2020).
Xiao, Z. et al. Memristive devices based hardware for unlabeled data processing. Neuromorph. Comput. Eng. 2, 022003 (2022).
Cai, F. et al. Power-efficient combinatorial optimization using intrinsic noise in memristor Hopfield neural networks. Nat. Electron. 3, 409–418 (2020).
Sun, Z. et al. Solving matrix equations in one step with cross-point resistive arrays. Proc. Natl Acad. Sci. USA 116, 4123 (2019).
Zidan, M. A. et al. A general memristor-based partial differential equation solver. Nat. Electron. 1, 411–420 (2018).
Raleigh, G. G. & Cioffi, J. M. Spatio-temporal coding for wireless communication. IEEE Trans. Commun. 46, 357–366 (1998).
Yang, S. & Hanzo, L. Fifty years of MIMO detection: the road to large-scale MIMOs. IEEE Commun. Surveys Tuts 17, 1941–1988 (2015).
Murmann, B. ADC performance survey 1997–2021; https://github.com/bmurmann/ADC-survey
Jouppi, N. P. et al. Ten lessons from three generations shaped Google’s TPUv4i: industrial product. In Proc. 2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA) 1–14 (IEEE, 2021).
Agarwal, A. et al. A 320mV-to-1.2V on-die fine-grained reconfigurable fabric for DSP/media accelerators in 32nm CMOS. In Proc. 2010 IEEE International Solid-State Circuits Conference—(ISSCC) 328–329 (IEEE, 2010).
Choquette, J. et al. NVIDIA A100 tensor core GPU: performance and innovation. IEEE Micro 41, 29–35 (2021).
Acknowledgements
This work was supported in part by the National Natural Science Foundation of China (62122036, 62034004, 61921005 and 61974176) and the Strategic Priority Research Program of the Chinese Academy of Sciences (XDB44000000). F.M. would like to acknowledge support from the AIQ Foundation. The microfabrication center of the National Laboratory of Solid State Microstructures (NLSSM) is acknowledged for their technique support.
Author information
Authors and Affiliations
Contributions
C.W. and G.-J.R. equally contributed to this work. F.M., S.-J.L. and C.W. conceived the idea and designed the experiments. F.M. and S.-J.L. supervised the whole project. G.-J.R. and C.W. performed all the experiments and analysed the experimental data. Z.-Z.Y., Y.Z. and Y.L. aided in the experiment design. Z.-Z.Y., W.W. and X.-J.Y. provided help in the device fabrication and circuit assembly. C.P., L.-B.W. and B.C. contributed to the circuit measurements. L.W., C.Z., Y.G. and Z.Z. contributed to the modelling of the wireless communication systems and the corresponding experimental design. C.W., S.-J.L. and F.M. co-wrote the paper.
Corresponding authors
Ethics declarations
Competing interests
The authors declare no competing interests.
Peer review
Peer review information
Nature Electronics thanks Howard Hao Yang, Basem Shihada and the other, anonymous, reviewer(s) for their contribution to the peer review of this work.
Additional information
Publisher’s note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Supplementary information
Supplementary Information
Supplementary Figs. 1–9.
Source data
Source Data Fig. 1
Statistical source data.
Source Data Fig. 2
Statistical source data.
Source Data Fig. 3
Statistical source data.
Source Data Fig. 4
Statistical source data.
Rights and permissions
Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.
About this article
Cite this article
Wang, C., Ruan, GJ., Yang, ZZ. et al. Parallel in-memory wireless computing. Nat Electron 6, 381–389 (2023). https://doi.org/10.1038/s41928-023-00965-5
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1038/s41928-023-00965-5
This article is cited by
-
Memristor-based hardware accelerators for artificial intelligence
Nature Reviews Electrical Engineering (2024)
-
Crossmodal sensory neurons based on high-performance flexible memristors for human-machine in-sensor computing system
Nature Communications (2024)