

<https://doi.org/10.1038/s41699-024-00461-0>

# Variability and high temperature reliability of graphene field-effect transistors with thin epitaxial CaF<sub>2</sub> insulators

Check for updates

Yu. Yu. Illarionov<sup>1,2,3</sup>✉, T. Knobloch<sup>2</sup>, B. Uzlu<sup>4</sup>, A. G. Banshchikov<sup>3</sup>, I. A. Ivanov<sup>3</sup>, V. Sverdlov<sup>2</sup>, M. Otto<sup>4</sup>, S. L. Stoll<sup>4</sup>, M. I. Vexler<sup>3</sup>, M. Waltl<sup>2</sup>, Z. Wang<sup>4</sup>, B. Manna<sup>2</sup>, D. Neumaier<sup>4,5</sup>, M. C. Lemme<sup>4,6</sup>, N. S. Sokolov<sup>3</sup> & T. Grasser<sup>2</sup>✉

Graphene is a promising material for applications as a channel in graphene field-effect transistors (GFETs) which may be used as a building block for optoelectronics, high-frequency devices and sensors. However, these devices require gate insulators which ideally should form atomically flat interfaces with graphene and at the same time contain small densities of traps to maintain high device stability. Previously used amorphous oxides, such as SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>, however, typically suffer from oxide dangling bonds at the interface, high surface roughness and numerous border oxide traps. In order to address these challenges, here we use 2 nm thick epitaxial CaF<sub>2</sub> as a gate insulator in GFETs. By analyzing device-to-device variability for about 200 devices fabricated in two batches, we find that tens of them show similar gate transfer characteristics. Our statistical analysis of the hysteresis up to 175°C has revealed that while an ambient-sensitive counterclockwise hysteresis can be present in some devices, the dominant mechanism is thermally activated charge trapping by border defects in CaF<sub>2</sub> which results in the conventional clockwise hysteresis. We demonstrate that both the hysteresis and bias-temperature instabilities in our GFETs with CaF<sub>2</sub> are comparable to similar devices with SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>. In particular, we achieve a small hysteresis below 0.01 V for equivalent oxide thickness (EOT) of about 1 nm at the electric fields up to 15 MV cm<sup>-1</sup> and sweep times in the kilosecond range. Thus, our results demonstrate that crystalline CaF<sub>2</sub> is a promising insulator for highly-stable GFETs.

Graphene is a promising material with numerous fascinating properties<sup>1,2</sup> which can be attractive for applications in optoelectronics<sup>3</sup>, sensing<sup>4</sup> and radio-frequency electronics<sup>5</sup>. Like any other field-effect device, graphene field-effect transistors (GFETs)<sup>3,4,6</sup> require high-quality insulators to separate the gate from the channel. However, conventionally used amorphous oxides such as SiO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> form ill-defined interfaces with 2D materials which degrade the mobility and contain numerous border traps<sup>7</sup> which cause severe hysteresis<sup>8,9</sup> and long-term drifts of the gate transfer characteristics<sup>10</sup>. As of now, the only alternative gate insulator which has been used in GFETs is hBN which enables high mobility<sup>11–13</sup>. However, synthesis of high-quality hBN films on large-area substrates typically requires temperatures of more than 800°C<sup>14</sup> which does not match the

thermal budget of complementary metal-oxide-semiconductor (CMOS) technologies. As a result, despite the progress already achieved in the technologies of graphene devices, the lack of suitable insulators is a central obstacle for the production of commercially competitive GFETs which will complicate their use, for instance, in currently discussed CMOS-X circuits in which 2D elements could become an X-factor which will enhance scaling capabilities of Si CMOS<sup>15</sup>.

As a promising alternative to amorphous oxides and hBN, here we use 2 nm thick epitaxial calcium fluoride (fluorite, CaF<sub>2</sub>) as a gate insulator in scalable GFETs with a graphene channel grown by chemical vapor deposition (CVD) and transferred onto the CaF<sub>2</sub> substrate. CaF<sub>2</sub> is an ionic crystalline insulator with good dielectric properties ( $E_g = 12.1$  eV,  $\epsilon$  in range

<sup>1</sup>Department of Materials Science and Engineering, Southern University of Science and Technology, 1088 Xueyuan Blvd, Shenzhen 518055, China. <sup>2</sup>Institute for Microelectronics (TU Wien), Gusshausstrasse 27–29, 1040 Vienna, Austria. <sup>3</sup>Ioffe Institute, Polytechnicheskaya 26, 194021 St-Petersburg, Russia. <sup>4</sup>AMO GmbH, Otto-Blumenthal-Strasse 25, 52074 Aachen, Germany. <sup>5</sup>Bergische Universität Wuppertal, Gausstrasse 20, 42119 Wuppertal, Germany. <sup>6</sup>Chair of Electronic Devices, RWTH Aachen University, Otto-Blumenthal-Str. 25, 52074 Aachen, Germany. ✉e-mail: [illarionov@sustech.edu.cn](mailto:illarionov@sustech.edu.cn); [grasser@iue.tuwien.ac.at](mailto:grasser@iue.tuwien.ac.at)

between  $6.8^{16}$  and  $8.43^{17}$ ) which forms quasi van der Waals interfaces with 2D materials<sup>18</sup> and at the same time can be epitaxially grown on Si(111) at  $250^{\circ}\text{C}^{19}$  in line with CMOS thermal budget requirements. This, in particular, makes  $\text{CaF}_2$  an attractive candidate for the gate insulator of 2D FETs, even more so as  $\text{CaF}_2$  allows the heteroepitaxy of 2D semiconductors on  $\text{CaF}_2(111)$ , as already confirmed for  $\text{MoSe}_2^{20}$  and  $\text{MoTe}_2^{21}$ . In our recent works<sup>22,23</sup> we have used  $\text{CaF}_2$  to fabricate  $\text{MoS}_2$  FETs with equivalent oxide thicknesses (EOT) down to 1 nm and with promising performance characteristics, such as a subthreshold swing (SS) down to  $90\text{ mV dec}^{-1}$ , on/off current ratios up to  $10^7$  and high stability with respect to hysteresis and long-term drifts of the gate transfer characteristics. Recently it has been also shown that  $\text{CaF}_2$  can be epitaxially grown on silicene<sup>24</sup> which opens the path towards future top gate integration of 2D materials.

Thus, as the next step in this work we extend our previous findings towards More than Moore electronics based on 2D materials which suffers from similar problems of forming high quality interfaces with insulators with few charge traps<sup>10</sup>. We open a way to the further development of scalable GFETs with various fluoride materials not limited to  $\text{CaF}_2$  but including also  $\text{MgF}_2$  or  $\text{SrF}_2^{25-27}$  and attempt to estimate the real potential of  $\text{CaF}_2/\text{graphene}$  technologies by benchmarking the device-to-device variability, hysteresis and bias-temperature instabilities (BTI) of the gate transfer characteristics. We examine about 200 GFETs with different channel dimensions and study the hysteresis and BTI dynamics in these devices for a broad range of temperatures from  $25^{\circ}\text{C}$  to  $175^{\circ}\text{C}$ . After minimizing the impact of non-insulator defects by annealing at  $175^{\circ}\text{C}$ , we demonstrate that the stable clockwise hysteresis as well as the BTI drifts in our GFETs with  $\text{CaF}_2$  are comparable to those in GFETs and  $\text{MoS}_2$  FETs with  $\text{SiO}_2$  and  $\text{Al}_2\text{O}_3$ , despite being subjected to higher gate bias stresses. It is worth noting that the use of thin insulators allows to achieve gate fields of up to  $15\text{ MV cm}^{-1}$  which is higher than in most previously studied devices with 2D channels and goes in line with our previous study showing excellent dielectric stability of thin  $\text{CaF}_2$  layers<sup>28</sup>. This constitutes the worst case scenario in terms of gate bias stress and thus makes the small observed degradation more valuable. Therefore, we conclude that  $\text{CaF}_2$  is a promising insulator for next-generation graphene technologies, including Hall sensors for high temperature applications<sup>29</sup> which would benefit from stable behavior of our GFETs at least up to  $175^{\circ}\text{C}$ . Furthermore, by using just 2 nm thick  $\text{CaF}_2$  layers we achieve CMOS-compatible gate voltage operation

ranges of only several Volts for our GFETs, while also reducing the power consumption and improving the sensitivity.


Although our first proof-of-concept GFETs with  $\text{CaF}_2$  do not yet offer outstanding performance in terms of mobility, we demonstrate excellent device stability and reliability owing to the crystalline  $\text{CaF}_2$  grown at only  $250^{\circ}\text{C}$ . These results should boost future research on direct CVD growth of graphene on  $\text{CaF}_2$  and adaptation of more mature dry transfer methods of 2D films<sup>30</sup> to achieve the formation of high quality quasi-van der Waals interfaces with  $\text{CaF}_2(111)$  while avoiding the ubiquitous polymer contamination from the transfer process<sup>31</sup>.

## Results

### $\text{CaF}_2/\text{graphene}$ devices

Our devices are single-layer back-gated GFETs fabricated by conventional photolithography on Si/ $\text{CaF}_2$  substrates. Thin layers of  $\text{CaF}_2$  (2 nm, EOT  $\sim 1\text{ nm}$ ) were grown on moderately doped ( $N_D = 10^{15}\text{ cm}^{-3}$ ) and highly doped ( $N_D = 5 \times 10^{18}\text{ cm}^{-3}$ ) n-Si(111) substrates (Batch#1 and Batch#2, respectively) using an established molecular beam epitaxy method at a growth temperature of  $250^{\circ}\text{C}^{19}$ , similar to our previous works on  $\text{CaF}_2/\text{MoS}_2$  FETs<sup>22,23</sup>. To avoid leakage currents from the large contact pads, they have been isolated with 10 nm  $\text{Al}_2\text{O}_3$  layers grown by plasma enhanced atomic layer deposition before sputtering 25 nm Pd source and drain contacts. Next, a commercial CVD-grown graphene film was transferred onto the substrate using a PMMA assisted transfer method and patterned with an oxygen plasma. We note that our metal contact process for graphene was optimized in a way to avoid the formation of corner structures such as lift-off edges near the source and drain electrodes. Their absence has been verified by using atomic-force microscopy (AFM), see Supplementary Fig. 1. More details about the  $\text{CaF}_2$  growth and fabrication process of our GFETs can be found in the Methods section.

The schematic layout of our GFETs is shown in Fig. 1a. The obtained arrays contain hundreds of devices with channel dimensions ( $L \times W$ ) from  $160\text{ }\mu\text{m} \times 100\text{ }\mu\text{m}$  down to  $9\text{ }\mu\text{m} \times 3\text{ }\mu\text{m}$ , the optical images of the device structures with different dimensions are shown in Fig. 1b–d. In Fig. 1e we show that the gate leakage current is negligible as compared to the drain current while also being far below the density of  $1\text{ A cm}^{-2}$  at  $V_G = 1\text{ V}$ , a guideline for scaled devices<sup>32</sup>. As demonstrated in Fig. 1f, typical  $I_D-V_G$  characteristics of our devices with  $L \times W = 80\text{ }\mu\text{m} \times 50\text{ }\mu\text{m}$  exhibit relatively



**Fig. 1 | Layout and performance of our GFETs with  $\text{CaF}_2$ .** a Schematic structure of our back-gated GFETs with 2 nm  $\text{CaF}_2$  insulators. Optical images of GFETs with  $L \times W$  of  $160\text{ }\mu\text{m} \times 100\text{ }\mu\text{m}$  (b),  $80\text{ }\mu\text{m} \times 50\text{ }\mu\text{m}$  (c) and smaller dimensions from  $40\text{ }\mu\text{m} \times 20\text{ }\mu\text{m}$  to  $9\text{ }\mu\text{m} \times 3\text{ }\mu\text{m}$  (d). e The gate leakage current through our thin  $\text{CaF}_2$  layers is small compared to the drain current through the GFET channel with a

density far below  $1\text{ A cm}^{-2}$  at  $V_G = 1\text{ V}$ . f Typical  $I_D-V_G$  characteristics of our GFETs measured at different drain voltages. g The  $I_D-V_D$  characteristics measured for the same GFET at different gate voltages exhibit ambipolar kinks. All provided results have been obtained for Batch#1 GFETs.

high currents up to  $32 \mu\text{A} \mu\text{m}^{-1}$  within few Volts operation range due to the highly downscaled thickness of the gate insulator to only 2 nm. At the same time, the  $I_D$ - $V_D$  characteristics presented in Fig. 1g show good current control with some kinks typical for ambipolar GFETs<sup>33</sup>. Using a similar fabrication process but without isolating the contact pads, we also fabricated similar back-gated GFETs on highly doped Si substrates with 90 nm  $\text{SiO}_2$  and 36 nm  $\text{Al}_2\text{O}_3$  and used them as a reference when comparing the obtained results.

We also note that since this is the first proof of concept study of GFETs with  $\text{CaF}_2$  which employs transferred graphene films and non-protected channels, we did not focus on achieving the highest possible field-effect mobilities. Thus, the typical mobility measured using four-probe measurements ranges between 700 and  $1000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  which is low compared to most previous studies for GFETs with  $\text{SiO}_2$ <sup>11</sup> and  $\text{hBN}$ <sup>11-13</sup>. However, it is expected that a more carefully adjusted device fabrication process could result in considerably improved mobilities owing to the quasi van der Waals nature of the  $\text{CaF}_2$ /graphene interface. In particular, the results of our Raman spectrum measurements for graphene transferred onto  $\text{CaF}_2$  suggest that some strain may be introduced to the film (see Supplementary Fig. 2 for more details). This is likely due to the chemical inertness of  $\text{CaF}_2(111)$  surfaces<sup>18</sup> and thus has to be avoided, for instance by developing specific transfer methods for this type of substrates. Furthermore, long ambient exposure of the  $\text{CaF}_2$  surface prior to fabrication of GFETs was unavoidable for these prototypes but should be minimized in the future.

### Device-to-device variability

We start with a statistical analysis of the  $I_D$ - $V_G$  characteristics measured for our GFETs with different sizes. As shown in Fig. 2a for our Batch#1 GFETs fabricated on moderately doped Si, already at this early stage of research over 30% of devices from the most representative group of GFETs with  $80 \mu\text{m} \times 50 \mu\text{m}$  dimensions exhibit very similar or even nearly identical  $I_D$ - $V_G$  characteristics, even though in overall the device-to-device variability is still sizable (see Supplementary Fig. 3). In Fig. 2b we show the distribution of the Dirac current vs. Dirac voltage points ( $I_{\text{Dirac}}$  vs.  $V_{\text{Dirac}}$ ) for all 116 studied devices and note that the variability is stronger for GFETs with smaller channels. This is likely because our CVD-grown graphene is polycrystalline with a typical grain size of more than  $80 \mu\text{m}$  as specified by the manufacturer, and thus larger devices may contain several complete grains within the channel, while the channel area of their smaller counterparts can be affected considerably by the grain boundaries. Since these grain boundaries significantly affect the electrostatics and carrier transport in the channel, broader distributions of  $I_{\text{Dirac}}$  and  $V_{\text{Dirac}}$  for smaller devices are to be expected. Furthermore, the same argumentation holds true for local imperfections and charges at the  $\text{CaF}_2$  surface. In general, it is expected that there are microscopic inhomogeneities in the grown  $\text{CaF}_2$  layers and impurities that have attached to the  $\text{CaF}_2$  surface during transport and processing before the graphene layer transfer. These atomic defects will have a more pronounced impact on the charge transport for small area devices as compared to larger area ones<sup>34</sup>. Another factor contributing to the variability could be different contact resistances of the pads due to some imperfections in their processing (see Supplementary Fig. 4). Thus, we expect that by

further optimizing the CVD growth of the graphene channel and the device fabrication techniques, as well as the  $\text{CaF}_2$  growth and the overall device fabrication flow, it may be possible to considerably reduce this variability.


In Supplementary Fig. 5 we also show that GFETs from Batch#2 which we have fabricated later on highly doped Si substrates have very similar  $I_D$ - $V_G$  characteristics and variability trends. Unlike Batch#1 devices, before the measurements they have been subjected to initial annealing consisting of 2 days at  $100^\circ\text{C}$  and 5 h at  $175^\circ\text{C}$ . At the same time, our reference GFETs with 36 nm  $\text{Al}_2\text{O}_3$  insulators typically exhibit larger variability in  $V_{\text{Dirac}}$  but lower variations in drain current (Supplementary Fig. 6). This could hint at a higher quality of the graphene films after their transfer onto a non-inert  $\text{Al}_2\text{O}_3$  surface but at the same time larger and more variable number of fixed charges at the graphene/ $\text{Al}_2\text{O}_3$  interface as compared to graphene/ $\text{CaF}_2$ .


In addition, we have repeated the variability measurements on our Batch#1 GFETs following 6 months of storage under a moderate vacuum of about 600 torr. We found that at least 35 out of 116 GFETs remained functional and thus analyzed the device-to-device variability under the impact of elevated temperatures, while ignoring about 10 % of outliers with too positive  $V_{\text{Dirac}}$  above 2 V (Fig. 2b) in our statistics. As shown in Fig. 3a for one representative GFET, at room temperature the measured  $I_D$ - $V_G$  characteristic does not change significantly following long storage. However, annealing at  $175^\circ\text{C}$  results in a negative shift of  $V_{\text{Dirac}}$  which becomes more pronounced after a week at high temperature and does not recover after cooling back to  $25^\circ\text{C}$ . This is likely caused by evaporation of some impurities from graphene or adsorbates which could serve as fixed charges and affect  $V_{\text{Dirac}}$ . The  $I_{\text{Dirac}}$  vs.  $V_{\text{Dirac}}$  distributions obtained for 35 devices with channel dimensions ranging from  $40 \mu\text{m} \times 20 \mu\text{m}$  down to  $9 \mu\text{m} \times 3 \mu\text{m}$  (Fig. 3b) suggest that this negative drift of  $V_{\text{Dirac}}$  is a common feature for all GFETs on  $\text{CaF}_2$ . This could be attributed to the evaporation of some impurities which causes the initial p-doping of our graphene and also affects the work function of graphene<sup>35</sup> and thus the device electrostatics. As a result, the symmetry of the  $I_D$ - $V_G$  characteristics of our GFETs may also change after annealing, as will be clear from the results provided below. At the same time, the variability in  $V_{\text{Dirac}}$  becomes smaller after annealing, as also confirmed by the statistical distributions shown in Fig. 3c. It is also remarkable that the variability measured at the end of our 1 week long annealing round (orange color) is considerably lower than it was during the first 3 hours at  $175^\circ\text{C}$  (red color). Thus, we suggest that a thermal treatment of the devices at  $175^\circ\text{C}$  should allow to exclude side effects related to the ambient impact on our GFETs, thus revealing the hysteresis dynamics which could be attributed solely to border insulator defects in  $\text{CaF}_2$ .

### Hysteresis dynamics and reliability

In Fig. 4 we analyze the hysteresis dynamics in GFETs with  $80 \mu\text{m} \times 50 \mu\text{m}$  channels. Among five selected devices, four are from Batch#1 which have not experienced any annealing and one is from Batch#2 which has been subjected only to initial annealing, i.e. 2 days at  $100^\circ\text{C}$  followed by 5 h at  $175^\circ\text{C}$ . We can see that all devices have similar  $I_D$ - $V_G$  characteristics which confirms the good reproducibility of our GFET technology. The hysteresis width ( $\Delta V_H$ ) vs. reciprocal sweep time ( $1/t_{\text{sw}}$ ) dependencies<sup>36</sup> measured for these GFETs are shown in Fig. 4b. While all devices from Batch#1 exhibit

**Fig. 2 | Device-to-device variability.** a  $I_D$ - $V_G$  characteristics of 11 similar GFETs with  $80 \mu\text{m} \times 50 \mu\text{m}$  channels selected from our total statistics of 116 Batch#1 devices with different channel dimensions. b Distribution of  $I_{\text{Dirac}}$  vs.  $V_{\text{Dirac}}$  for all 116 devices; the number of devices with the corresponding channel dimension is marked in brackets in the legend. The measurements have been performed before any annealing step and some smaller devices have a more positive  $V_{\text{Dirac}}$  (for those GFETs we used a  $V_G$  sweep range from 0 to 4 V), implying the existence of a significant amount of negative charge at the interface.






**Fig. 3 | Impact of storage and annealing on the performance of our GFETs with CaF<sub>2</sub>.** **a** Transformation of the  $I_D$ - $V_G$  characteristics following 6 months of storage under a moderate vacuum, subsequent annealing at 175 °C and cooling back to 25 °C. **b** Distribution of  $I_{\text{Dirac}}$  vs.  $V_{\text{Dirac}}$  for 35 devices at 25 °C, in the beginning and in

the end of 175 °C annealing in vacuum ( $10^{-6}$  torr), and at 25 °C after annealing. **c** Statistical distributions of  $V_{\text{Dirac}}$  values for these devices at the same temperature/annealing conditions and at  $V_D = 0.3\text{V}$ .

**Fig. 4 | Hysteresis dynamics in our GFETs with CaF<sub>2</sub>.** **a** Double sweep  $I_D$ - $V_G$  characteristics of five GFETs with  $80\mu\text{m} \times 50\mu\text{m}$  channels measured using ultra-slow sweeps with  $S = 0.002\text{V s}^{-1}$ . Among these devices, there is one GFET from Batch#2. **b** The  $\Delta V_H$  vs.  $1/t_{\text{sw}}$  dependencies for the same GFETs. Compared to GFETs from Batch#1, the device from Batch#2 has only a small clockwise hysteresis at slow sweeps with no counterclockwise hysteresis at fast sweeps.




switching of the hysteresis from counterclockwise at faster sweeps to clockwise at slower sweeps, a typical GFET from Batch#2 has only a small clockwise hysteresis. In Supplementary Fig. 7 we show the  $I_D$ - $V_G$  characteristics of these devices measured using different sweep rates and observe that the clockwise hysteresis which appears for slow sweeps for Batch#1 GFETs is accompanied with a permanent negative drift of  $V_{\text{Dirac}}$ . We suggest that while the conventional clockwise hysteresis is caused by fast insulator defects located close to the CaF<sub>2</sub>/graphene interface, the permanent drift accumulated during multiple sweeps is similar to bias-

temperature instabilities (BTI) known from Si technologies<sup>37</sup>, thus being a consequence of the charging of slower insulator defects in CaF<sub>2</sub> which have time constants in the range of kiloseconds. Remarkably, for the GFETs from Batch#2 both the hysteresis and negative drift of  $V_{\text{Dirac}}$  are considerably less pronounced, which could mean that the work function of graphene used in our second fabrication round is more favorable to energetically suppress the charge trapping by defects in CaF<sub>2</sub><sup>35</sup>.

To understand the origins of the observed hysteresis dynamics and in particular the counterclockwise hysteresis, we have performed a similar

**Fig. 5 | Impact of channel dimensions on the hysteresis dynamics.** Double sweep  $I_D$ - $V_G$  characteristics of GFETs with  $9\ \mu\text{m} \times 3\ \mu\text{m}$  (a) and  $40\ \mu\text{m} \times 20\ \mu\text{m}$  (b) channels measured with different sweep rates. The hysteresis dynamics observed for these two devices are very similar. c The  $\Delta V_H$  vs.  $1/t_{sw}$  dependencies for seven GFETs with different channel dimensions. While there is some variability in the hysteresis dynamics, some devices with different sizes have identical hysteresis and thus this effect appears to be independent of the channel dimensions.



analysis on GFETs with smaller channel areas before thermal annealing. In Fig. 5a, b we show the  $I_D$ - $V_G$  characteristics of Batch#1 GFETs with  $9\ \mu\text{m} \times 3\ \mu\text{m}$  and  $40\ \mu\text{m} \times 20\ \mu\text{m}$  channel dimensions which exhibit similar hysteresis at different sweep rates. As confirmed in Fig. 5c for a larger statistics of seven GFETs, despite the overall variability in  $\Delta V_H(1/t_{sw})$  curves, some devices with different sizes show nearly identical hysteresis dynamics. Thus, this variability is not directly related to the channel dimensions but rather to the local density and type of defects near the channel. At the same time, it is remarkable that some of these smaller GFETs exhibit a counterclockwise hysteresis even at slow sweeps, while the others have purely clockwise hysteresis which becomes larger for slow sweeps and thus indicates a standard charge trapping mechanism at border traps in the  $\text{CaF}_2$  close to the channel. To benchmark the origin of the counterclockwise hysteresis, we have also performed hysteresis measurements after 10 minutes of ambient exposure. As shown in Supplementary Fig. 8, in the device with initially dominant counterclockwise hysteresis this hysteresis becomes more pronounced following the ambient exposure, while the clockwise hysteresis in the second device slightly decreases without any switching to the counterclockwise direction. Therefore, we suggest that this counterclockwise hysteresis is mostly due to the interaction of our bare channel GFETs with the ambient environment while being unlikely related to defects in  $\text{CaF}_2$ . The possible reasons for this behavior could include, for instance, interaction of defects in graphene with adsorbates or the diffusion of oxygen through imperfections in  $\text{CaF}_2$  to the  $\text{Si}/\text{CaF}_2$  interface. A counterclockwise hysteresis could for example be caused by charge trapping at defects close to the gate side, formed by the  $\text{Si}/\text{CaF}_2$  interface<sup>38</sup>.

In this context, we next analyze the impact of high temperature annealing on the hysteresis in our GFETs directly after ambient exposure. In Fig. 6a, b we show the  $I_D$ - $V_G$  characteristics of two GFETs with counterclockwise (Device A) and clockwise (Device B) hysteresis at different temperatures up to  $175\ \text{°C}$  and back at  $25\ \text{°C}$  after six days annealing required to complete our measurements at  $175\ \text{°C}$ . Indeed, the counterclockwise hysteresis in Device A can be considerably suppressed (Fig. 6c), which makes the initially different  $\Delta V_H(1/t_{sw})$  traces of two GFETs nearly identical after annealing (Fig. 6d). Furthermore, in Batch#2 GFETs (Fig. 6e, f) we do not see any counterclockwise hysteresis and observe only a conventional thermal activation of clockwise hysteresis which is consistent with our previous

findings about charge trapping by border insulator defects situated near the interface with 2D channels<sup>36,39</sup>. Remarkably, after about one week at  $175\ \text{°C}$  the hysteresis in these GFETs remains small and the dynamics observed at  $25\ \text{°C}$  do not change. This suggests that the density of border defects in  $\text{CaF}_2$  is relatively low and that there is no thermally induced creation of new defects. Also, we note that the clockwise hysteresis in Batch#2 GFETs is smaller as compared to their Batch#1 counterparts, which could be explained by a more favorable work function<sup>35</sup> of the graphene films used during the second fabrication round.

Next we perform bias-temperature instability (BTI) measurements for the Batch#2 GFET studied in Fig. 6e, f using increased gate bias stress  $V_{G,\text{stress}}$ , constant stress time  $t_s = 10\ \text{ks}$  and recovery voltage  $V_{G,\text{rec}} = -0.4\ \text{V}$ . The results obtained after 1 week of annealing at  $175\ \text{°C}$  are shown in Fig. 7. It is clear that despite extremely high insulator fields up to  $15\ \text{MV cm}^{-1}$ , both negative BTI (NBTI) (Fig. 7a,  $V_{G,\text{stress}} < 0\ \text{V}$ ) and positive BTI (PBTI) (Fig. 7b,  $V_{G,\text{stress}} > 0\ \text{V}$ ) drifts are comparatively small. At the same time, no anomalous trends are present. This is in line with a small clockwise hysteresis measured for the same device which is actually a superposition of NBTI and PBTI accumulated during the sweeps<sup>40</sup> and again confirms low density of border traps in  $\text{CaF}_2$ . At the same time, the recovery of the observed degradation is rather weak in both cases, which suggests contributions from deep trap levels in  $\text{CaF}_2$ . This is in line with our first principle calculations for possible defects in  $\text{CaF}_2$  which could be Si interstitials ( $\text{Si}_i$ ) or Si substituting Ca ( $\text{Si}_{\text{Ca}}$ ) energetically aligned deep in the bandgap of  $\text{CaF}_2$ <sup>38</sup>.


## Discussion

In order to accurately compare the measured hysteresis and BTI shifts of our  $\text{CaF}_2$  GFETs to the results on FETs with different gate stacks, the measured hysteresis widths  $\Delta V_H$  and Dirac point shifts  $\Delta V_{\text{Dirac}}$  are normalized by EOT. As both the hysteresis in the gate transfer characteristics and BTI are caused by charge trapping, the following relation holds

$$\Delta V_H = -q \frac{N_T}{C_{\text{ins}}}, \quad (1)$$

with the elementary charge  $q$ , the density of active charge traps,  $N_T$ , and the insulator capacitance  $C_{\text{ins}} = \epsilon_0 \epsilon_r / d_{\text{ins}}$ . Hence, by introducing the equivalent

**Fig. 6 | Impact of annealing on the hysteresis dynamics.** Double sweep  $I_D$ - $V_G$  characteristics measured for our Batch#1 GFETs at  $T = 25^\circ\text{C}$ ,  $175^\circ\text{C}$  and  $25^\circ\text{C}$  after annealing using  $S = 0.002\text{ V s}^{-1}$ . Just after 10 min of ambient exposure, Device A (a) exhibited counterclockwise and Device B (b) clockwise hysteresis. c At  $100^\circ\text{C}$  and at  $175^\circ\text{C}$  the counterclockwise hysteresis in Device A is strongly suppressed, and after annealing at  $175^\circ\text{C}$  both devices exhibit similar clockwise hysteresis (d). e, f The corresponding results for a Batch#2 GFET which show no counterclockwise contribution and conventional thermal activation of charge trapping. These GFETs experienced an initial annealing of 2 days at  $100^\circ\text{C}$  and 5 h at  $175^\circ\text{C}$  prior to the first measurement round.



oxide thickness ( $EOT = \epsilon_{\text{SiO}_2} / \epsilon_r \times d_{\text{ins}}$ ) we obtain

$$\frac{\Delta V_H}{EOT} = -\frac{q}{3.9\epsilon_0} N_T, \quad (2)$$


with the  $\text{SiO}_2$  dielectric constant of 3.9. As a consequence, the normalized hysteresis width is directly proportional to the density of active charge traps,  $N_T$ , with physical constants as proportionality factors. Using this normalization, we compare in Fig. 8a the post-annealing hysteresis observed for our  $\text{CaF}_2$  GFETs, for back-gated  $\text{MoS}_2$  FETs with  $\text{SiO}_2$ <sup>36,41</sup> and  $\text{CaF}_2$ <sup>22</sup>, for commercial silicon FETs and also for our reference back-gated GFETs with  $\text{SiO}_2$  and  $\text{Al}_2\text{O}_3$  (see more details in Supplementary Fig. 9).  $\Delta V_H/EOT$  measured at  $t_{\text{sw}} = 2\text{ ks}$  is plotted versus the effective gate insulator field  $(V_{G,\text{max}} - V_{G,\text{min}})/d_{\text{ins}}$ , where  $V_{G,\text{max}}$  and  $V_{G,\text{min}}$  are the boundaries of the gate sweep range, and also versus EOT. Indeed, owing to the crystalline  $\text{CaF}_2$  and the highly scaled insulator thickness, the observed hysteresis is small and comparable to the normalized hysteresis observed in other devices, even at high effective gate insulator fields. This comparison shows that the density of activated charge traps  $N_T$  in our Batch#2 GFETs is minimal, leading to the best observed performance. Moreover, for the Batch#2 GFETs the targets of  $\Delta V_H < 0.01\text{ V}$  for  $EOT < 1\text{ nm}$  and a gate field of  $\epsilon_{\text{ins}} > 10\text{ MV cm}^{-1}$  are reached, showing a smaller hysteresis than measurements on a commercial Si/high-k technology. For reference we show a similar comparison in Supplementary Fig. 10 without any normalization, directly comparing the measured  $\Delta V_H$ , demonstrating how a scaled EOT is very important to

achieve small absolute numbers for the hysteresis width,  $\Delta V_H$  and further illustrating the excellent performance of our GFETs.

Additionally, in Fig. 8b we compare the NBTI and PBTI shifts of the Dirac voltage normalized by EOT as a function of the stress insulator field and EOT for our GFETs with  $\text{CaF}_2$ ,  $\text{Al}_2\text{O}_3$  and  $\text{SiO}_2$  to the BTI on a commercial silicon high-k scaled logic node<sup>42</sup>. For the three GFET batches, the absolute stress voltages were 3, 10 and 30 V, respectively. In agreement with the hysteresis results for GFETs with  $\text{CaF}_2$ , the normalized BTI shifts are comparable for all three gate insulators, even though  $\text{CaF}_2$  has experienced considerably higher electric fields. In the  $\text{CaF}_2$  GFETs the electric gate fields and EOT targets are achieved, even though the BTI target of 0.03 V according to the International Roadmap of Semiconductor Devices and Systems<sup>43</sup> is out of reach for any of the compared GFET technologies. Again, in Supplementary Fig. 10a comparison of the directly measured  $\Delta V_{\text{Dirac}}$  values is shown, confirming the small BTI seen in our  $\text{CaF}_2$  gated GFETs. These results demonstrate that  $\text{CaF}_2$  is a promising insulator which allows to fabricate ultra-scaled 2D devices of high stability with respect to charge trapping.

In summary, we fabricated about two hundred GFETs with CVD-grown graphene channels and 2 nm thick epitaxial  $\text{CaF}_2$  insulators and performed an in-depth study of the device-to-device variability and hysteresis dynamics. Our results show that although grain boundaries of the channel or imperfections in  $\text{CaF}_2$  layers may introduce some variability in the gate transfer characteristics, some nearly identical GFETs can be found already at this early stage of research. We have also performed a

**Fig. 7 | BTI dynamics in our GFETs with CaF<sub>2</sub>.** **a** Evolution of the  $I_D - V_G$  under NBTI stress measured for our Batch#2 GFET with  $L \times W = 80 \mu\text{m} \times 50 \mu\text{m}$  (left) and the corresponding recovery traces for increasing stress biases,  $V_{G,\text{stress}}$  (right). **b** The corresponding results for PBTI measured on the same device.



comprehensive statistical analysis of hysteresis and BTI on many GFETs at temperatures of up to 175 °C. Our findings suggest that the initially observed, ambient-sensitive, counterclockwise hysteresis can be fully suppressed by 175 °C annealing in our first batch of GFETs and is not present in the devices from the second batch. The remaining clockwise hysteresis can be attributed to border traps in CaF<sub>2</sub> and is on devices from the second batch smaller than in reference GFETs with SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>. The main milestone of our study is that we have achieved a hysteresis below 0.01 V for an equivalent oxide thickness (EOT) of about 1 nm at electric fields up to 15 MV cm<sup>-1</sup> and long sweep times in the kilosecond range, reaching the target values set by commercial silicon technologies. These results confirm that the use of crystalline CaF<sub>2</sub> as a gate insulator is a promising way to enable stable GFETs for sensors and optoelectronics, including Hall sensors for high temperature operations. Our findings can be generalized to include applications of various 2D materials and their devices for heterogeneous electronics coupling 2D and silicon CMOS elements<sup>44</sup>.

## Methods

### Device fabrication

Fabrication of our GFETs consists of MBE growth of 2 nm thick CaF<sub>2</sub> films and photolithography to produce the device arrays with channel dimensions ( $L \times W$ ) from 160  $\mu\text{m} \times 100 \mu\text{m}$  down to 9  $\mu\text{m} \times 3 \mu\text{m}$  on the obtained Si/CaF<sub>2</sub> surfaces.

CaF<sub>2</sub> layers were grown on moderately doped ( $N_D = 10^{15} \text{cm}^{-3}$ ) and highly doped ( $N_D = 5 \times 10^{18} \text{cm}^{-3}$ ) n-Si(111) substrates with a miscut angle of 5 to 10 minutes. Following careful chemical treatment of Si(111) surface, a protective oxide layer was formed using the method of Shiraki<sup>45</sup> and subsequently removed by annealing for 2 minutes at 1200 °C under ultra-high vacuum conditions ( $\sim 10^{-8} - 10^{-7}$  Pa). After this, the CaF<sub>2</sub> film with 2 nm thickness was grown on the obtained atomically clean 7  $\times$  7 Si(111) surface using an MBE process with the optimal growth temperature of 250 °C and deposition rate of about 1.3 nm min<sup>-1</sup>. A crystalline quality of the obtained CaF<sub>2</sub> layers was examined in situ using reflection high-energy electron diffraction (RHEED)<sup>46</sup> with an electron energy of 15 keV. The corresponding RHEED patterns which confirm high crystallinity with single-


crystal structure of our thin CaF<sub>2</sub> films can be found in the Supporting Information of our previous work<sup>22</sup>.

Our GFETs were fabricated on the obtained epitaxial Si/CaF<sub>2</sub> substrates using conventional photolithography. After defining the source and drain contact regions by photolithography, 10 nm Al<sub>2</sub>O<sub>3</sub> was deposited by plasma enhanced atomic layer deposition to isolate the contact pads and source and drain metals were deposited by sputtering 25 nm Pd, followed by a lift-off process. After fabricating the contacts, commercially available chemical vapor deposited graphene was transferred on the substrate by a PMMA assisted method. Finally, the graphene was patterned by oxygen plasma to form the transistor channel which is bottom-contacted by Pd metal.

Using a similar approach, we have also fabricated back-gated GFETs with 90 nm SiO<sub>2</sub> and 36 nm Al<sub>2</sub>O<sub>3</sub> insulators to be used for reference in hysteresis comparison. However, considering larger insulator thickness, no isolation of contact pads was needed in that case.

### Device characterization

Electrical characterization of our GFETs with CaF<sub>2</sub> consisted in the measurements of the  $I_D - V_G$  characteristics and hysteresis dynamics. These measurements were performed using a Keithley 2636 parameter analyzer in the chamber of a Lakeshore probestation in a vacuum ( $\sim 5 \times 10^{-6}$  torr), in complete darkness and at temperatures ranging from 25 to 175 °C, with the days-long measurements at 175 °C being also considered as an annealing step. The hysteresis of the  $I_D - V_G$  characteristics was studied using our established measurement technique<sup>36</sup> based on double sweeps with varied sweep times. The hysteresis width was obtained as a difference of  $V_{\text{Dirac}}$  between forward and reverse sweep  $I_D - V_G$  characteristics. We express our results by plotting the hysteresis widths  $\Delta V_H$  versus the reciprocal sweep time  $1/t_{\text{sw}}$ . For comparing hysteresis widths and Dirac point shifts for different devices and measurement conditions, we extract  $\Delta V_H$  for a sweep time in the kilosecond range, normalize it by EOT and plot it versus the effective gate field  $(V_{G,\text{max}} - V_{G,\text{min}})/d_{\text{ins}}$ , where  $(V_{G,\text{max}} - V_{G,\text{min}})$  is the width of the sweep range and  $d_{\text{ins}}$  is the insulator thickness, and also versus EOT.



**Fig. 8 | Comparison of hysteresis and BTI shifts measured for our GFETs with CaF<sub>2</sub> and other technologies.** **a** Comparison of the normalized hysteresis widths in different back-gated 2D FETs (1<sup>-36</sup> 2<sup>-41</sup> 3<sup>-22</sup>) and Si FETs for the sweep time of about 2 ks versus the effective gate field  $(V_{G,max} - V_{G,min})/d_{ins}$  (left) and versus EOT (right). For comparing the hysteresis widths on technologies with different gate stacks, the hysteresis widths were normalized by EOT. The measured clockwise hysteresis in our GFETs with CaF<sub>2</sub> is comparable to the normalized hysteresis widths reported in 2D devices, with the hysteresis on our Batch#2 CaF<sub>2</sub> GFETs being the

smallest and meeting the target values. **b** Comparison of normalized PBTI (top) and NBTI (bottom) drifts measured with a small time delay of about 0.5 s after stress and after 10 hours of recovery versus the insulator field  $V_{G,stress}/d_{ins}$  (left) and versus EOT (right). Measured Dirac shifts were normalized by EOT, revealing a comparable BTI on our GFETs with CaF<sub>2</sub> as in devices with SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> gate insulators, despite being stressed at much higher gate fields. In both (a) and (b) we use one best device for each technology.

### Data availability

The data that support the findings of this work are available from the corresponding author upon reasonable request.

Received: 28 November 2023; Accepted: 7 March 2024;

Published online: 19 March 2024

### References

- Novoselov, K. et al. Electric field effect in atomically thin carbon films. *Science* **306**, 666–669 (2004).
- Geim, A. & Novoselov, K. The rise of graphene. *Nat. Mater.* **6**, 183–191 (2007).
- Geng, H. et al. Graphene van der Waals heterostructures for high-performance photodetectors. *J. Mater. Chem. C* **7**, 11056–11067 (2019).
- Béraud, A. et al. Graphene field-effect transistors as bioanalytical sensors: Design, operation and performance. *Analyst* **146**, 403–428 (2021).
- Liao, L. & Duan, X. Graphene for radio frequency electronics. *Mater. Today* **15**, 328–338 (2012).
- Lemme, M., Echtermeyer, T., Baus, M. & Kurz, H. A graphene field effect device. *IEEE Electron Device Lett.* **27**, 1–12 (2007).
- Fleetwood, D. “Border Traps” in MOS devices. *IEEE Trans. Nucl. Sci.* **39**, 269–271 (1992).
- Wang, H., Wu, Y., Cong, C., Shang, J. & Yu, T. Hysteresis of electronic transport in graphene transistors. *ACS Nano* **4**, 7221–7228 (2010).
- He, G. et al. Thermally assisted nonvolatile memory in monolayer MoS<sub>2</sub> transistors. *Nano Lett.* **16**, 6445–6451 (2016).
- Illarionov, Y. et al. Insulators for 2D nanoelectronics: The gap to bridge. *Nat. Commun.* 3385 (2020).



11. Gannett, W. et al. Boron nitride substrates for high mobility chemical vapor deposited graphene. *Appl. Phys. Lett.* **98**, 242105 (2011).
12. Petrone, N. et al. Chemical vapor deposition-derived graphene with electrical performance of exfoliated graphene. *Nano Lett.* **12**, 2751–2756 (2012).
13. De Fazio, D. et al. High-mobility, wet-transferred graphene grown by chemical vapor deposition. *ACS Nano* **13**, 8926–8935 (2019).
14. Hui, F. et al. Synthesis of large-area multilayer hexagonal boron nitride sheets on iron substrates and its use in resistive switching devices. *2D Mater.* **5**, 031011 (2018).
15. Lemme, M., Akinwande, D., Huyghebaert, C. & Stampfer, C. 2D materials for future heterogeneous electronics. *Nat. Commun.* **13**, 1392 (2022).
16. Hartnett, J., Fowler, A., Tobar, M. & Krupka, J. The microwave characterization of single crystal lithium and calcium fluoride at cryogenic temperatures. *IEEE Trans. Ultrason. Ferroelectr. Freq.* **51**, 380–386 (2004).
17. Hayes, W. *Crystals with the fluorite structure* (Clarendon Press, 1974).
18. Koma, A., Saiki, K. & Sato, Y. Heteroepitaxy of a two-dimensional material on a three-dimensional material. *Appl. Surf. Sci.* **41**, 451–456 (1990).
19. Illarionov, Y., Vexler, M., Fedorov, V., Sutorin, S. & Sokolov, N. Electrical and optical characterization of Au/CaF<sub>2</sub>/p-Si(111) tunnel-injection diodes. *J. Appl. Phys.* **115**, 223706 (2014).
20. Vishwanath, S. et al. Comprehensive structural and optical characterization of MBE grown MoSe<sub>2</sub> on graphite, CaF<sub>2</sub> and graphene. *2D Mater.* **2**, 024007 (2015).
21. Vishwanath, S. et al. MBE growth of few-layer 2H-MoTe<sub>2</sub> on 3D substrates. *J. Cryst. Growth* **482**, 61–69 (2018).
22. Illarionov, Y. et al. Ultrathin calcium fluoride insulators for two-dimensional field-effect transistors. *Nat. Electron.* **2**, 230–235 (2019).
23. Illarionov, Y. et al. Crystalline calcium fluoride: A record-thin insulator for nanoscale 2D electronics. In *IEEE Device Research Conference (DRC)*, 1–2 (2020).
24. Nazzari, D. et al. Epitaxial growth of crystalline CaF<sub>2</sub> on silicene. *ACS Appl. Mater. Interfaces* **14**, 32675–32682 (2022).
25. Ravez, J. The inorganic fluoride and oxyfluoride ferroelectrics. *J. Phys. III* **7**, 1129–1144 (1997).
26. Kaveev, A. et al. Epitaxial growth on silicon and characterization of MnF<sub>2</sub> and ZnF<sub>2</sub> layers with metastable orthorhombic structure. *J. Appl. Phys.* **98**, 013519 (2005).
27. Banshchikov, A. et al. Epitaxial layers of nickel fluoride on Si (111): Growth and stabilization of the orthorhombic phase. *Phys. Solid State* **57**, 1647–1652 (2015).
28. Wen, C. et al. Dielectric properties of ultrathin CaF<sub>2</sub> ionic crystals. *Adv. Mater.* **32**, 2002525 (2020).
29. Peters, A., Turvey, S. & Horsfall, A. High temperature graphene sensors for harsh environment current sensing. In *IEEE SENSORS*, 1–4 (2019).
30. Asselberghs, I. et al. Wafer-scale integration of double gated WS<sub>2</sub> transistors in 300mm Si CMOS FAB. In *IEEE International Electron Devices Meeting (IEDM)*, 40–2 (2020).
31. Tilmann, R. et al. Identification of ubiquitously present polymeric adlayers on 2D transition metal dichalcogenides. *ACS Nano* **17**, 10617–10627 (2023).
32. Robertson, J. High dielectric constant oxides. *European Phys. J. Appl. Phys.* **28**, 265–291 (2004).
33. Illarionov, Y. et al. Bias-temperature instability in single-layer graphene field-effect transistors. *Appl. Phys. Lett.* **105**, 143507 (2014).
34. Asenov, A., Balasubramaniam, R., Brown, A. R. & Davies, H. RTS amplitudes in decananometer MOSFETs: 3-D simulation study. *IEEE Trans. Electron Devices* **50**, 839–845 (2003).
35. Knobloch, T. et al. Improving stability in two-dimensional transistors with amorphous gate oxides by fermi-level tuning. *Nat. Electron.* **5**, 356–366 (2022).
36. Illarionov, Y. et al. The role of charge trapping in MoS<sub>2</sub>/SiO<sub>2</sub> and MoS<sub>2</sub>/hBN field-effect transistors. *2D Mater.* **3**, 035004 (2016).
37. Grasser, T. et al. The paradigm shift in understanding the bias temperature instability: From reaction-diffusion to switching oxide traps. *IEEE Trans. Electron Devices* **58**, 3652–3666 (2011).
38. Waldhoer, D. et al. Silicon-impurity defects in calcium fluoride: A first principles study. In *ESSDERC 2022-IEEE 52nd European Solid-State Device Research Conference (ESSDERC)*, 380–383 (IEEE, 2022).
39. Illarionov, Y. et al. Long-term stability and reliability of black phosphorus field-effect transistors. *ACS Nano* **10**, 9543–9549 (2016).
40. Illarionov, Y. et al. Energetic mapping of oxide traps in MoS<sub>2</sub> field-effect transistors. *2D Mater.* **4**, 025108 (2017).
41. Illarionov, Y. et al. Improved hysteresis and reliability of MoS<sub>2</sub> transistors with high-quality CVD growth and Al<sub>2</sub>O<sub>3</sub> encapsulation. *IEEE Electron Device Lett.* **38**, 1763–1766 (2017).
42. Rzepa, G. et al. Comphy—a compact-physics framework for unified modeling of BTI. *Microelectron. Reliab.* **85**, 49–65 (2018).
43. *IRDS More Moore* (IEEE Tech. Rep., 2022).
44. Kumar, P. et al. Hybrid architecture based on two-dimensional memristor crossbar array and CMOS integrated circuit for edge computing. *npj 2D Mater. Appl.* **6**, 1–10 (2022).
45. Ishizaka, A. & Shiraki, Y. Low temperature surface cleaning of silicon and its application to silicon MBE. *J. Electrochem. Soc.* **133**, 666–671 (1986).
46. Sokolov, N., Alvarez, J. & Yakovlev, N. Fluoride layers and superlattices grown by MBE on Si(111): Dynamic RHEED and Sm<sup>2+</sup> photoluminescence studies. *Appl. Surf. Sci.* **60**, 421–425 (1992).

## Acknowledgements

This research was funded in part by the Austrian Science Fund (FWF) [10.55776/I5296]. For open access purposes, the author has applied a CC BY public copyright license to any author accepted manuscript version arising from this submission. A.G.B., I.A.I., N.S.S. are grateful for the support within RFBR grant 21-52-14007. M.I.V. acknowledges financial support by the Ministry of Science and Higher Education of the Russian Federation under project no. 075-15-2020-790. Furthermore, T.K. acknowledges financial support through the FFG under project no. 1755510 and also Austrian Science Fund (FWF) [I2606-N30, I4123-N30 (joint project with DFG LE 2440/8-1)]. M.C.L. acknowledges financial support through the German Federal Ministry of Education and Research grant GIMMIK (03XP0210) and DFG grants MOSTFLEX (LE 2440/7-1) and ULTIMOS2 (LE 2440/8-1). Z.W. acknowledges financial support through the DFG grant MOSTFLEX (WA 4139/3-1). D.N. acknowledges financial support through the DFG grant GLECSII (NE1633/3-2). Additionally, B.U., Z.W., D.N. and M.C.L. acknowledge funding from the European Union's Horizon 2020 research and innovation programme under grant agreements 2D-EPL (952792), GrapheneCore3 (881603) and WiPLASH (863337). M.W. acknowledges financial support by the Austrian Federal Ministry for Digital and Economic Affairs; the National Foundation for Research, Technology and Development; and the Christian Doppler Research Association. Y.Y.I. is grateful for the financial support by Shenzhen Science and Technology Program 20231115150611001 and the start up fund provided by SUSTech. Useful discussions of growth experiment results with Dr. S.M. Sutorin are greatly appreciated.

## Author contributions

Y.Y.I. performed the measurements of device-to-device variability, hysteresis and BTI and wrote the manuscript. T.K. contributed to data analysis, creating Fig. 8 and the corresponding discussion in the text. B.U. fabricated GFETs. A.G.B. and I.A.I. carried out growth of CaF<sub>2</sub>. M.W. and B.M. contributed to editing the text. M.O. and S.L.S. conducted Raman, SEM and AFM analysis. V.S., M.I.V., D.N., Z.W., M.C.L., N.S.S. and T.G. supervised the research. All authors discussed the results and contributed to the preparation of the manuscript.

### Competing interests

The authors declare no competing interests.

### Additional information

**Supplementary information** The online version contains supplementary material available at

<https://doi.org/10.1038/s41699-024-00461-0>.

**Correspondence** and requests for materials should be addressed to Yu. Yu Illarionov or T. Grasser.

**Reprints and permissions information** is available at <http://www.nature.com/reprints>

**Publisher's note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit <http://creativecommons.org/licenses/by/4.0/>.

© The Author(s) 2024