

<https://doi.org/10.1038/s41699-024-00454-z>

Charge transfer mechanism for realization of double negative differential transconductance

Check for updates

Kyu Hyun Han¹, Seung-Hwan Kim², Seung-Geun Kim³, Jong-Hyun Kim³, Sungjoo Song³ & Hyun-Yong Yu¹ ✉

With development of information age, multi-valued logic (MVL) technology utilizing negative differential transconductance (NDT) phenomenon has drawn attention as next-generation computing technology that can replace binary logic. However, because conventional NDT devices primarily use ternary logic, multiple-peak NDT device is required for higher-radix MVL that can process more datasets. Here, van der Waals double-peak anti-ambipolar transistor (AAT) as NDT device was developed by utilizing peak voltage (V_{peak}) modulation of NDT peak. For realization of quaternary logic, V_{peak} modulation technology was developed through charge transfer mechanism from channel, thereby shifting NDT peak and increasing peak-to-valley current ratio (PVCR). Furthermore, Double-peak AAT was implemented through parallel configuration of two AATs with different V_{peak} values. Finally, quaternary inverter with four widely stable logic states was implemented by utilizing the developed double-peak AAT with two distinct NDT peaks and high PVCR. This double-peak AAT is expected to contribute to the development of next-generation MVL technology capable of processing datasets.

With the emergence of the big-data era, multi-valued logic (MVL) technology has attracted attention for next-generation computing systems because it makes higher information density possible by replacing conventional binary logic with ternary or higher-radix logic^{1–8}. The low complexity of the MVL circuit is made possible by the reduction of the interconnect line and cost with increasing the radix of the MVL system^{1,3,4,9}. Conversion from binary logic to ternary and quaternary logic can reduce the circuit complexity by 63.1% and 50%, respectively^{7,9}. Therefore, it is necessary to develop higher-radix MVL circuits capable of processing multiple datasets.

The realization of the MVL circuits has been widely studied by utilizing devices based on negative differential transconductance (NDT)^{6,10–14} and negative differential resistance (NDR)^{15–18}. The NDT device has a “ Λ -shaped” electrical curve, called the “NDT peak,” in a specific voltage range in the electrical characteristics (I_D – V_G)^{19,20}. When the NDT device is integrated with a transistor for the MVL circuit, the number of NDT peaks determines the number of additional intermediate logic states in the MVL compared with binary logic^{5,21–23}. Therefore, to develop higher-radix MVL, it is necessary to increase the number of NDT peaks in NDT devices.

The anti-ambipolar transistor (AAT) has been widely utilized as an NDT device to realize MVL circuits^{3,11,13}. The AAT has a distinct NDT peak

and a simple device structure composed of n - and p -type heterostructures^{24–26}. The main parameters of NDT peak are the peak voltage (V_{peak}) and the peak-to-valley current ratio (PVCR). These two parameters of the NDT peak determine the stable operation of the MVL circuit. The V_{peak} is defined as the overlapping point between n - and p -type electrical curves^{27,28}. In addition, in AAT, a high PVCR of the NDT peak can be formed by a large overlapping area between the high on/off switching characteristics of the two semiconductors^{27–31}. Owing to the high PVCR of the NDT peak, the AAT can induce a widely stable intermediate logic state of the MVL circuit by forming a widely matched electrical curve region between the AAT and integrated transistor^{11,32–35}. Therefore, the AAT can realize an MVL circuit with low complexity, high reliability, high-speed logic data processing, and a low process level.

Because the AAT is composed of a pn junction, it is necessary to form a high-quality heterointerface to prevent deterioration of the electrical performance^{11,13,21,22,32,34–36}. The van der Waals (vdW) heterostructure based on two-dimensional (2D) materials, such as MoS₂, WSe₂, WS₂, etc., has been employed recently in the development of AATs for the realization of MVL circuits owing to the formation of high-quality heterointerfaces with low interfacial defects owing to the absence of a dangling bond^{37–44}. Therefore,

¹School of Electrical Engineering, Korea University, Seoul 02841, South Korea. ²Center for Spintronics, Korea Institute of Science and Technology (KIST), Seoul 02792, South Korea. ³Department of Semiconductor Systems Engineering, Korea University, Seoul 02841, South Korea. ✉ e-mail: yuhykr@korea.ac.kr

the vdW heterostructure-based AAT with a high PVCr and simple device structure can be used to realize an MVL circuit with high reliability, high-speed logic data processing, and a low process level.

Double-peak NDT devices are beginning to be developed for the implementation of quaternary logic as a next step in MVL technology to overcome the challenges of ternary logic^{3,5,12,45}. However, conventional double-peak NDT devices have a high process level and structure with at least four materials because the formation of two NDT peaks requires many *n/p*-type electrical curves⁵. In addition, conventional double-peak NDT devices have a low PVCr because of the low overlapping region between the *n/p*-type electrical curves⁴⁵. Therefore, to overcome the disadvantages of conventional double-peak NDT devices, it is necessary to develop a concept of double-peak NDT devices with low process level and excellent NDT characteristics.

In this study, a double-peak AAT was developed using V_{peak} modulation technology, which can control the NDT peak of an AAT. This V_{peak} modulation technology was achieved by shifting the electrical curves through the charge transfer of WSe₂ channel in an AAT based on a MoS₂/WSe₂ heterostructure. The mechanism of the V_{peak} modulation technology was demonstrated by electrical and structural analyses. Furthermore, to

realize quaternary logic, a double-peak AAT with a high PVCr and a large difference between two V_{peak} values was implemented by connecting two AATs with different V_{peak} values in parallel. Finally, a quaternary logic inverter was realized experimentally by utilizing the developed double-peak AAT.

Results and discussion

Device structure and characteristics

Figure 1a shows a schematic diagram of a AAT w/AuCl₃ based on a MoS₂/WSe₂ heterostructure. MoS₂ and WSe₂ were chosen as the heterostructure materials in the AAT owing to their heterostructure with a type-II band alignment^{11,13,46}. The AuCl₃ layer on the WSe₂ channel was covered in the AAT based on the MoS₂/WSe₂ heterostructure. The AuCl₃ layer acts as a *p*-type dopant that can increase the hole concentration in the WSe₂ channel. For the fabrication of this AAT w/AuCl₃, the MoS₂ and WSe₂ flakes were stacked on a SiO₂ 90 nm substrate using a polydimethylsiloxane (PDMS) stamp. The Ti and Pt contact metals were used for the MoS₂ and WSe₂ channels, respectively. Detailed information related to the contact metal is presented in Supplementary Fig. 1. As shown in Figure 1a, the AAT w/AuCl₃ consisted of MoS₂ and WSe₂ field-effect transistors (FETs). Then, by




Fig. 1 | AAT w/ AuCl₃ schematic diagram and characteristics. **a** 3D schematic diagram of AAT w/ AuCl₃. **b** Optical image of AAT w/ AuCl₃. **c** AFM height profiles of MoS₂ and WSe₂, respectively, in heterostructure. **d** Raman spectra of three regions

for MoS₂, WSe₂, and MoS₂/WSe₂. **e** XPS spectra of Au4f obtained from WSe₂ and WSe₂ w/ AuCl₃. Electrical curves ($I_{\text{DS}}-V_{\text{BG}}$) of **f** MoS₂ channel, **g** WSe₂ channel w/ AuCl₃, and **h** AAT w/ AuCl₃, at $V_{\text{DS}} = 2$ V.




Fig. 2 | The analysis of *p*-doping effect of AuCl₃ on WSe₂. **a** 2D cross-sectional AAT device and AuCl₃ *p*-doping process on WSe₂ schematic illustration for the *V*_{peak} modulation. **b** The work function of WSe₂ w/o and w/ AuCl₃, respectively. **c** Electrical curve of WSe₂ channel before and after *p*-doping, respectively.

d Quantitative analysis for *V*_{TH} and *I*_{on} of WSe₂ channels w/o and w/ AuCl₃. **e** The Raman spectra, and **f** the Raman peak shifted quantitative values, including the E¹_{2g} + A_{1g}, 2LA of the WSe₂ w/o and w/ AuCl₃. The XPS spectra of **g** W4f, and **h** Se3d obtained from the WSe₂ w/o and w/ AuCl₃.

transferring *h*-bn on MoS₂, it was used as a cover protection layer—more details are shown in Supplementary Fig. 2. Next, the AuCl₃ dopant layer on the WSe₂ channel of the AAT was deposited using a spin-coating method. The detailed information of AuCl₃ concentration optimization process is presented in Supplementary Fig. 3. The presence of AuCl₃ dopant on WSe₂ was confirmed using X-ray diffraction (XRD)—more details are shown in Supplementary Fig. 4. Figure 1b shows a top-view optical image of the AAT w/ AuCl₃.

Various structural properties of the AAT w/ AuCl₃ were measured. Figure 1c shows the height profiles of WSe₂ and MoS₂ in the heterostructure of the AAT measured using atomic force microscopy (AFM). The thicknesses of MoS₂ and WSe₂ were 30 and 43 nm, respectively. The detailed information related to the thickness of channel is presented in Supplementary Fig. 5. Figure 1d shows the Raman spectra of the WSe₂, MoS₂, and MoS₂/WSe₂ heterojunctions. The Raman peaks of WSe₂ were observed at 249.4 and 257.9 cm⁻¹, corresponding to the E¹_{2g} + A_{1g} (E + A) and the 2LA vibration modes, respectively. The MoS₂ region exhibited vibrational peaks at 384.3 and 409.5 cm⁻¹, corresponding to E¹_{2g} and A_{1g}, respectively. The Raman spectra of the overlapped MoS₂/WSe₂ heterojunction show combined peaks of WSe₂ (E + A, 2LA) and MoS₂ (E¹_{2g}, A_{1g})^{47,48}. The X-ray photoelectron spectroscopy (XPS) measurements were performed on the

WSe₂ w/o and w/ AuCl₃, respectively, to confirm the presence of AuCl₃ dopants on the WSe₂ channel, as shown in Fig. 1e. The XPS spectra of Au 4f on WSe₂ confirmed the AuCl₃ peaks, which appeared at Au³⁺ (91.0 eV), Au⁰4f_{5/2} (87.40 eV), and Au⁰4f_{7/2} (84.4 eV)⁴⁹.

To investigate the detailed electrical characteristics of the AAT w/ AuCl₃, Fig. 1f, g shows the electrical curves (*I*_{DS}–*V*_{BG}) of MoS₂ and WSe₂ w/ AuCl₃, respectively, at *V*_{DS} = 2 V. The electrical curves of the two channels were measured using two electrodes in each channel, as shown in Fig. 1a. Figure 1g shows the electrical curve of the WSe₂ channel, which is a *p*-doped area by the AuCl₃ dopant. Figure 1h shows the electrical curves of AAT w/ AuCl₃. The source and drain of the AAT used end electrodes of MoS₂ and WSe₂, respectively, as shown in Fig. 1a. A NDT peak formed in the overlapping region between the electrical curves of MoS₂ and WSe₂ w/ AuCl₃. As shown in Fig. 1h, the main parameters of the NDT peak are *V*_{peak} and the PVCR, composed of *I*_{peak}/*I*_{valley}.

The charge transfer mechanism analysis for *V*_{peak} modulation technology

Figure 2 shows the doping effect demonstration of AuCl₃ on WSe₂ channel for *V*_{peak} modulation of NDT peak, including the mechanism schematic, electrical and various doping effect analysis. Figure 2a presents the




Fig. 3 | Electrical characteristics of AATs before (w/o) and after (w/ AuCl₃) *p*-doping. Electrical curves of AATs **a** w/o and **b** w/ AuCl₃, including the MoS₂ and WSe₂ channels. **c** Electrical curves of NDT peak of AATs w/o and w/ AuCl₃ at linear scale. **d** V_{peak} value (left y-axis) and PVCRR (right y-axis, log scale), corresponding to the AATs w/o and w/ AuCl₃. **e** Box plot of V_{peak} , including 14 samples obtained from

the AATs w/o and w/ AuCl₃ (median values (*m*) of 12 V and 25 V, standard deviation (σ) of 3.32 V and 2.68 V, standard error (SE) of 0.8 V and 0.7 V, respectively). **f** Box plot of PVCRR, including 13 samples obtained from the AATs w/o and w/ AuCl₃ (*m* of 296 and 1.3×10^4 , σ of 144 and 1.5×10^3 , SE of 4.3 and 4.5×10^3 , respectively).

cross-sectional schematic of AAT w/ AuCl₃. For channel doping, the WSe₂ surface was deposited with AuCl₃, as presented in Fig. 2a (red dotted box), because the AuCl₃ possess Au³⁺ ions act as electron acceptors, the *p*-doping effect can be induced by the charge transfer process of electrons on the WSe₂ channel surface to AuCl₃^{50–52}. From these *p*-doping effect of AuCl₃ through charge transfer, as shown in Fig. 2b, it was confirmed that the work function of WSe₂ channel was increased due to the hole accumulation by *p*-doping effect of AuCl₃ dopants. Thus, the work function value of WSe₂ was increased by 0.13 eV from 4.85 eV to 4.98 eV, by AuCl₃ doping effect as presented in Fig. 2b and Supplementary Fig. 6 (numerical analysis). This KPFM analysis results have indicated that the WSe₂ channel can be accumulated for high hole concentration, by increasing the work function of WSe₂, owing to the *p*-doping effect. Figure 2c shows the electrical curves of the WSe₂ channel in the AAT w/o and w/ AuCl₃, respectively, at $V_{\text{DS}} = 2$ V. As shown in Fig. 2c, after *p*-doping in the WSe₂ channel, V_{TH} shifted in the positive direction. Simultaneously, I_{on} increased after *p*-doping^{53–55}. Figure 2d shows a quantitative numerical analysis of the WSe₂ electrical characteristics, including I_{on} and V_{TH} . When the AuCl₃ dopant covered the WSe₂ channel, V_{TH} increased from 30 to 35 V. Then, I_{on} increased by a factor of 59.8 from 1.67×10^{-7} to 9.97×10^{-6} A.

To demonstrate the *p*-doping effect of AuCl₃ on WSe₂, Fig. 2e, f present the Raman and XPS spectra of w/o and w/ AuCl₃, respectively.

Figure 2e shows the Raman spectra of WSe₂ w/o and w/ AuCl₃, respectively. As shown in Fig. 2e (black solid line), two vibrational Raman peaks (E + A and 2LA) were observed near the 250 cm^{-1} and 259 cm^{-1} in WSe₂ w/o AuCl₃. At 250 cm^{-1} , this Raman peak is the combination peak of the in-plane (E'_{2g}) and the out-of-plane (A'_{1g}) vibration mode. After *p*-doping of WSe₂ w/ AuCl₃, as shown in Fig. 2e (red solid line), two Raman peaks (E + A and 2LA) were red-shifted from conventional peaks of WSe₂ w/o AuCl₃. The red-shifted values of two peaks, which are E + A and 2LA, were 1.1 cm^{-1} and 0.6 cm^{-1} , respectively, and the quantitative analysis was presented in Fig. 2f. To investigate the precise analysis of the *p*-doping effect, the XPS analysis were performed in WSe₂ w/o and w/ AuCl₃, respectively.

Figure 2g, h shows the XPS spectra of W4f and Se3d, respectively, which include the WSe₂ w/o and w/ AuCl₃, respectively. As shown in Fig. 2g, the binding energy for the W4f_{5/2}, W4f_{7/2} peaks was down-shifted by 0.25 eV. The two peaks for Se3d_{3/2}, Se3d_{5/2} were down-shifted by 0.625 eV and 0.25 eV, respectively, as shown in Fig. 2h.

Compared to previous studies related *p*-doping analysis, our Raman and XPS analysis results have matched the shifted direction of XPS peak by the AuCl₃ *p*-type dopant. Therefore, from this result, as the AuCl₃ dopant was deposited on WSe₂, it was clearly demonstrated that the WSe₂ channel is affected by *p*-doping.

Additionally, to support the demonstration of *p*-doping effect of AuCl₃, analysis of WSe₂ using photoluminescence (PL) spectroscopy was presented in Supplementary Fig. 7.

Electrical demonstration of V_{peak} modulation technology

Figure 3 shows the electrical demonstration of the V_{peak} modulation technology of NDT peak, including the electrical characteristics, and quantitative analysis. The V_{peak} modulation technology can shift the NDT peak through the *p*-doping effect of WSe₂ channel in AAT. Because the V_{peak} is defined as the overlapping point between the electrical curves of *n*-type MoS₂ and *p*-type WSe₂, the V_{peak} can be modulated by controlling the electrical curve of *n*- or *p*-type channel. More detailed information of V_{peak} modulation mechanism is presented in Supplementary Fig. 8.

Figure 3a, b shows the electrical curves, including the AAT, before and after *p*-doping of the WSe₂, respectively. These electrical curves include the MoS₂ and WSe₂ channels of the AAT. The measured 2D cross-sectional AAT schematic diagrams are presented in Supplementary Fig. 9, before and after *p*-doping. As shown in Fig. 3a, in the AAT w/o AuCl₃, at $V_{\text{DS}} = 2$ V, the NDT peak, which is a Λ -shaped electrical curve, formed in the specific gate voltage region where the electrical curves between the two types of semiconductor overlapped. Subsequently, the *p*-doping process was performed by covering the AuCl₃ layer on the WSe₂ channel of the AAT. Figure 3b shows the electrical curve of the AAT w/ AuCl₃, at $V_{\text{DS}} = 2$ V. Compared




Fig. 4 | Electrical characteristics of double-peak AAT. **a** 3D schematic illustration of double-peak AAT. **b** Circuit configuration of double-peak AAT. **c** Electrical characteristics of double-peak AAT, including AATs w/o and w/ AuCl₃, at V_{DS} = 2 V. **d** Electrical characteristics of double-peak AAT, at V_{DS} = 1, 1.5, 2 V. **e** V_{peak} and **f** PVCR values, Peaks 1 and 2, of double-peak AAT, at V_{DS} = 1, 1.5, 2 V.

with the AAT w/o AuCl₃, because the electrical curve of WSe₂ was shifted by *p*-doping, the NDT peak simultaneously changed, as shown in Fig. 3b. Additionally, while the WSe₂ channel of AAT is affected by the *p*-doping effect of AuCl₃, the MoS₂ channel with the *h*-bn protection layer is hardly affected by doping—more details are presented in Supplementary Fig. 10. The electrical characteristics of AAT w/ AuCl₃ in Fig. 3b were consistently maintained at various V_{DS}. This detailed information of electrical curves of AAT w/ AuCl₃ at various V_{DS} are presented in Supplementary Fig. 11. For a detailed analysis of the NDT peak, Fig. 3c shows the NDT electrical curves of the AATs w/o and w/ AuCl₃ at linear scale. The NDT peak of the AAT w/ AuCl₃ clearly shifted in the positive direction compared with the AAT w/o AuCl₃. In addition, after *p*-doping of the WSe₂ channel, the PVCR of the AAT w/ AuCl₃ increased owing to dramatically transition of I_{peak} compared with AAT w/o AuCl₃. More information of NDT electrical curves at log scale are presented in Supplementary Fig. 12. To investigate the quantitative analysis, Fig. 3d presents the values of the NDT peak parameters (V_{peak} and PVCR) in the AATs w/o and w/ AuCl₃. As shown in Fig. 3d, the value of V_{peak} increased from 15 to 25 V because of the *p*-doping effect. Similarly, the PVCR increased by approximately 100 times from 10² to 10⁴ for the WSe₂ channel before and after *p*-doping of AuCl₃. In particular, the enhancement of PVCR through this V_{peak} modulation technology can lead to the formation of highly reliable wide logic state in the MVL circuit. To confirm the reliability of the V_{peak} modulation technology, Fig. 3e shows the device-to-device variation of V_{peak} for AAT 14 samples before and after *p*-doping, respectively. As shown in Fig. 3e, after *p*-doping, the V_{peak} of the AAT increased overall. Additionally, Fig. 3f presents the device-to-device variation of PVCR for AAT 13 samples before and after *p*-doping, respectively. From this result, after *p*-doping, the PVCR of AAT increased about ~100 times. Therefore, for the AAT, V_{peak} modulation technology through WSe₂ w/ AuCl₃ is highly reliable.

Double-peak AAT implementation using V_{peak} modulation technology

Figure 4 shows a demonstration of the double-peak AAT using two AATs with different V_{peak} values. Figure 4a shows a three-dimensional (3D)

schematic illustration of the double-peak AAT. The two AATs, which are w/o and w/ AuCl₃ with different V_{peak} values, were connected in a parallel configuration. In the parallel configuration, three terminals—the source, drain, and gate—were simultaneously connected. Figure 4b shows the equivalent circuit strategy for implementing the double-peak AAT. When the two AATs w/o and w/ AuCl₃ were connected in parallel, to realize two clear NDT peaks of the double-peak AAT, the two AATs, each with a difference of more than 20 V in V_{peak}, were used. Through the connection of the two AATs, it was possible to realize a double-peak AAT with a high PVCR and two clearly distinguishable NDT peaks. As shown in Fig. 4b, the drain currents of the AATs w/o and w/ AuCl₃ are I₁ and I₂, respectively. Because of the parallel configuration, the drain current of the double-peak AAT is the total current (I_{total} = I₁ + I₂), which adds to the drain currents of the two AATs, as shown in Fig. 4b.

Figure 4c shows the electrical curve of the double-peak AAT at V_{DS} = 2 V, which includes the electrical curves of the AATs w/o and w/ AuCl₃. Peaks 1 and 2 of the double-peak AAT were observed at two V_{peak} values. More detailed information of log and linear scale based electrical curves are presented in Supplementary Figure 13. Additionally, for verification of double NDT phenomenon, more detailed information of transconductance (g_m) is presented in Supplementary Figure 14. Figure 4d shows the electrical curve of double-peak AAT with various V_{DS}. As shown in Fig. 4d, as V_{DS} increased, it was confirmed that two distinct NDT peaks of double-peak AAT were observed despite of the transition of the electrical curve. Figure 4e shows a quantitative analysis of the two peaks (Peak 1, Peak 2) in the double-peak AAT with various V_{DS}. At V_{DS} = 2 V, NDT peaks appeared at 3 and 27 V. This confirmed that Peaks 1 and 2 clearly appeared because the highest difference in V_{peak} was high (24 V). In addition, Fig. 4f shows the PVCRs of Peak 1, Peak 2 at various V_{DS}. As shown in Fig. 4f, at V_{DS} = 2 V, as the highest PVCR values, the PVCRs of Peaks 1 and 2 were approximately 1063 and 46, respectively. From these results, this confirmed the highest PVCR and a large difference between the two V_{peak} values compared with the performance of conventional double-peak NDT/NDR devices^{5,15,17,18,45,56}. Therefore, a




Fig. 5 | Implementation of quaternary inverter. **a** 3D schematic illustration of quaternary logic circuit. **b** Circuit configuration of a quaternary inverter circuit, including the double-peak AAT. **c** VTC of quaternary inverter at $V_{DD} = 2$ V. **d** V_{in} - and V_{out} -time diagram of quaternary inverter with randomly chosen input voltage.

Table 1 | Performance comparison with conventional double-peak NDT/NDR devices

Materials	Number of NDT peak	Mechanism	PVCR	Difference in V_{peak} (ΔV)	V_{DD} (V)	Logic state width (ΔV_{in})	Ref.
MoS ₂ /p-doped WSe ₂	2	NDT	10 ³	24	2	20	This work
WSe ₂ /Gr/WS ₂	2	NDT	100	0.6	2.1	1	5
MoS ₂ /MoTe ₂ /WSe ₂	2	NDT	10 ² -10 ³	10	2	4	45
WSe ₂ /InSe	2	NDT	~10 ³	10	1	5	56
Pentacene/HfS ₂	2	NDR	1.64	1.2	-	-	15
Gated-BP/ReS ₂	2	NDR	2.5	0.7	-	-	17
BP/ReS ₂ , HfS ₂	2	NDR	1.5	0.4	-	-	18

double-peak AAT with a high PVCR and distinct NDT peaks was developed by utilizing AATs and V_{peak} modulation technology.

Quaternary Inverter Using Double-Peak AAT

Figure 5 shows quaternary inverter applications. Figure 5a shows a 3D schematic illustration of the quaternary inverter circuit, integrating the double-peak AAT. To operate the quaternary inverter, a double-peak AAT was connected to the *p*-FET. The supply voltage (V_{DD}) and ground (V_{SS}) were applied to the drain metal electrode of the *p*-FET and the source metal electrode of the double-peak AAT, respectively. The input voltage (V_{in}) was applied to the back gate electrodes of the double-peak AAT and *p*-FET. Then, the output voltage (V_{out}) was connected to the metal electrode between the V_{DD} of the *p*-FET and the ground of the double-peak AAT. For a clear understanding of the 3D schematic circuit, Fig. 5b shows the circuit configuration of the quaternary inverter. When the double-peak NDT device with two NDT peaks is integrated into the MVL circuit, owing to the formation of two matched electrical curve regions between the double-peak NDT device and integrated transistors, the double-peak NDT device can implement a quaternary inverter with four logic states, in contrast to a binary inverter with two logic states. Figure 5c shows the voltage transfer characteristics (VTCs) of the quaternary inverter circuit. At $V_{DD} = 2$ V, four

stable regions formed as logic states when V_{in} from 50 to -10 V was applied. The four logic states appeared at $V_{out} = 2$ V for -10 V $< V_{in} < 10$ V (State 3), $V_{out} = 1.5$ V for 15 V $< V_{in} < 26$ V (State 2), $V_{out} = 1$ V for 30 V $< V_{in} < 37$ V (State 1), and $V_{out} = 0$ V for 41 V $< V_{in} < 50$ V (State 0). More information of working mechanism of quaternary inverter is presented in Supplementary Figure 15.

Because the developed double-peak AAT has two NDT peaks, two intermediate logic states (States 2 and 1) can be formed by increasing the number of overlapping regions between the double-peak AAT and the *p*-FET^{5,6,11,21-23}. Separately, owing to the on-state of the *p*-FET in a negatively high V_{in} region from -10 to 10 V, a low-resistance path can be formed between the V_{DD} and the output terminal. The V_{out} was measured as a V_{DD} of 2 V, and this high logic state is State 3. Then, V_{out} was measured as 0 V in the high- V_{in} region owing to the off-state of the *p*-FET, and this low-logic state is State 0. The detailed information related to inverter operation with number of NDT peak is presented in Supplementary Fig. 16.

Finally, Fig. 5d shows the dynamic output characteristics of the quaternary inverter circuit with the application of random V_{in} waveforms. When -10 V, 15 V, 30 V, and 50 V, which may generate the 4-logic states in the VTC of Fig. 5c, are applied to the input terminal, the quaternary inverter circuits produce 3, 2, 1, 0 logic states as V_{out} , as shown in Fig. 5d. These

results means that the developed double-peak AAT can be evolved to quaternary logic gate applications such as NAND, NOR, AND, OR, etc.

The research indicators for the double-peak NDT/NDR device are provided in Table 1^{5,15,17,18,45,56}. This double-peak AAT has a high PVCR of 10^3 , with a large difference between the two V_{peak} values of 24 V compared with the performance of conventional double-peak NDT/NDR devices. A high-performance quaternary inverter with a relatively low V_{DD} of 2 V and wide logic state of 20 V was experimentally implemented using the high-performance double-peak AAT. Therefore, the high-performance characteristics of the developed double-peak AAT show that the developed device can have a significant impact on next-generation MVL technology, surpassing conventional ternary logic.

Discussion

A double-peak AAT based on a vdW heterostructure was developed as a candidate for the implementation of quaternary logic by utilizing the V_{peak} modulation technology of the NDT peak in an AAT. By shifting the electrical curves through the AuCl_3 p -doping of WSe_2 channel in the control AAT based on the $\text{MoS}_2/\text{WSe}_2$ heterostructure, the V_{peak} of the NDT peak was drastically shifted by 10 V from 15 to 25 V, resulting in the AAT w/ AuCl_3 . In addition, the PVCR of the AAT w/o AuCl_3 increased by approximately 100 times from 10^2 to 10^4 when the I_{on} of the WSe_2 channel was increased because of the p -doping effect. Furthermore, the double-peak AAT was demonstrated experimentally by connecting the AATs w/o and w/ AuCl_3 in parallel. This double-peak AAT had a PVCR of $\sim 10^3$ and a V_{peak} difference of 24 V between the two NDT peaks. Finally, a quaternary inverter with four widely stable logic states of 20 V was implemented using the developed double-peak AAT. Therefore, the developed double-peak AAT is promising for the development of an MVL system to overcome the limitations of conventional ternary logic.

Methods

AuCl_3 solution preparation

The AuCl_3 and toluene solutions were purchased from Sigma-Aldrich. In this study, 0.02 g of AuCl_3 was added to 45 mL of a toluene buffer solution for a concentration of 1.5 mM. The AuCl_3 solution was sonicated for more than 1 h and mixed evenly.

Device fabrication

The SiO_2 (90 nm)/ p -Si substrate was cleaned using a sonicator in acetone, isopropyl alcohol, and deionized water. The $\text{MoS}_2/\text{WSe}_2$ heterostructure was fabricated using a PDMS transfer technique. The MoS_2 and WSe_2 flakes were mechanically exfoliated using Nitto tape. MoS_2 , as the bottom layer, was transferred onto the SiO_2 substrate using a PDMS stamp. Next, WSe_2 was stacked on MoS_2 using the vdW pick-up transfer method and a PDMS/glass plate. The source/drain (S/D) of the heterostructure was patterned using photolithography. Ti/Au (70/10 nm) and Pt/Ti/Au (20/50/10 nm) were deposited onto the S/D regions of the MoS_2 and WSe_2 , respectively, using an e-beam evaporator. Subsequently, lift-off was performed to form the S/D region of the device based on the heterostructure. Next, to open the WSe_2 channel in the heterostructure, the MoS_2 channel was covered with h -bn using a polypropylene carbonate/PDMS transfer method. To control the NDT properties of the AAT, the WSe_2 channel was covered with AuCl_3 dopant using a spin coater at 5500 rpm for 35 s. After the AuCl_3 dopant was coated on the WSe_2 channel, the AAT was baked at 105 °C for 1 min.

Structure and electrical characteristics measurements

AFM was performed to confirm the thicknesses of the MoS_2 and WSe_2 flakes. Raman spectroscopy was used to analyze the heterostructure and doping technique. The XRD measurements were performed to confirm the presence of AuCl_3 (Supplementary Information). XPS, PL spectroscopy, and KPFM were used to analyze the doping technique. To determine the electrical characteristics of the NDT peak devices, the electrical transfer curve ($I_{\text{DS}}-V_{\text{BG}}$), which was swept backward from 50 to -50 V, was measured using a Keithley-4200 instrument. Finally, the VTCs ($V_{\text{out}}-V_{\text{in}}$ and

$V_{\text{out}}-\text{time}$) diagrams of the quaternary inverter were measured using the Keithley-4200.

Data availability

The authors declare that the supporting data are available in Supplementary information on the npj 2D materials & applications website.

Received: 28 September 2023; Accepted: 15 February 2024;

Published online: 29 February 2024

References

- Sandhie, Z. T., Patel, J. A., Ahmed, F. U. & Chowdhury, M. H. Investigation of Multiple-valued Logic Technologies for Beyond-binary Era. *ACM Comput Surv.* **54**, 1–30 (2021).
- Park, S. et al. Quaternary NAND Logic and Complementary Ternary Inverter with $p\text{-MoTe}_2/n\text{-MoS}_2$ Heterostack Channel Transistors. *Adv. Funct. Mater.* **32**, 2108737 (2022).
- Andreev, M., Seo, S., Jung, K. S. & Park, J. H. Looking Beyond 0 and 1: Principles and Technology of Multi-Valued Logic Devices. *Adv. Mater.* **34**, 2108830 (2022).
- Jo, S. B., Kang, J. & Cho, J. H. Recent Advances on Multivalued Logic Gates: A Materials Perspective. *Adv. Sci.* **8**, 2004216 (2021).
- Lim, J. H. et al. Double Negative Differential Transconductance Characteristic: From Device to Circuit Application toward Quaternary Inverter. *Adv. Funct. Mater.* **29**, 1905540 (2019).
- Shim, J. et al. Light-Triggered Ternary Device and Inverter Based on Heterojunction of van der Waals Materials. *ACS Nano* **11**, 6319–6327 (2017).
- Yoo, H. & Kim, C. H. Multi-valued logic system: New opportunities from emerging materials and devices. *J. Mater. Chem. C* **9**, 4092–4104 (2021).
- Doostaregan, A., Moaiyeri, M. H., Navi, K. & Hashemipour, O. On the design of new low-power CMOS standard ternary logic gates. In *Proceedings - 15th CSI International Symposium on Computer Architecture and Digital Systems, CADSD 2010* 115–120 (IEEE, 2010).
- Hurst, S. L. Multiple-Valued Logic—Its Status and Its Future. *IEEE Trans. Comput.* **C-33**, 1160–1179 (1984).
- Xiong, X. et al. Reconfigurable Logic-in-Memory and Multilingual Artificial Synapses Based on 2D Heterostructures. *Adv. Funct. Mater.* **30**, 1909645 (2020).
- Nourbakhsh, A., Zubair, A., Dresselhaus, M. S. & Palacios, T. Transport properties of a $\text{MoS}_2/\text{WSe}_2$ heterojunction transistor and its potential for application. *Nano Lett.* **16**, 1359–1366 (2016).
- Seo, S. et al. Controllable potential barrier for multiple negative-differential-transconductance and its application to multi-valued logic computing. *NPJ 2D Mater. Appl.* **5**, 32 (2021).
- Li, Y. et al. Anti-Ambipolar Field-Effect Transistors Based on Few-Layer 2D Transition Metal Dichalcogenides. *ACS Appl Mater. Interfaces* **8**, 15574–15581 (2016).
- Andreev, M. et al. Negative differential transconductance device with a stepped gate dielectric for multi-valued logic circuits. *Nanoscale Horiz.* **5**, 1378–1385 (2020).
- Jung, K. S. et al. Double Negative Differential Resistance Device Based on Hafnium Disulfide/Pentacene Hybrid Structure. *Adv. Sci.* **7**, 2000991 (2020).
- Shim, J. et al. Phosphorene/rhenium disulfide heterojunction-based negative differential resistance device for multi-valued logic. *Nat. Commun.* **7**, 13413 (2016).
- Seo, S. et al. A Van Der Waals Reconfigurable Multi-Valued Logic Device and Circuit Based on Tunable Negative-Differential-Resistance Phenomenon. *Adv. Mater.* **34**, 2202799 (2022).
- Kim, K. H. et al. A multiple negative differential resistance heterojunction device and its circuit application to ternary static random access memory. *Nanoscale Horiz.* **5**, 654–662 (2020).

19. Lee, S., Lee, Y. & Kim, C. Extraordinary transport characteristics and multivalued logic functions in a silicon-based negative-differential transconductance device. *Sci. Rep.* **7**, 11065 (2017).
20. Xiong, X. et al. A transverse tunnelling field-effect transistor made from a van der Waals heterostructure. *Nat. Electron* **3**, 106–112 (2020).
21. Duong, N. T. et al. Modulating the Functions of MoS₂/MoTe₂ van der Waals Heterostructure via Thickness Variation. *ACS Nano* **13**, 4478–4485 (2019).
22. Huang, M. et al. Multifunctional high-performance van der Waals heterostructures. *Nat. Nanotechnol.* **12**, 1148–1154 (2017).
23. Kobashi, K., Hayakawa, R., Chikyow, T. & Wakayama, Y. Multi-Valued Logic Circuits Based on Organic Anti-ambipolar Transistors. *Nano Lett.* **18**, 4355–4359 (2018).
24. Shingaya, Y. et al. Dual-Gate Anti-Ambipolar Transistor with Van der Waals ReS₂/WSe₂ Heterojunction for Reconfigurable Logic Operations. *Adv. Electron Mater.* **9**, 2200704 (2023).
25. Wakayama, Y. & Hayakawa, R. Antiambipolar Transistor: A Newcomer for Future Flexible Electronics. *Adv. Funct. Mater.* **30**, 1903724 (2020).
26. Cheng, R. et al. Anti-Ambipolar Transport with Large Electrical Modulation in 2D Heterostructured Devices. *Adv. Mater.* **31**, 1901144 (2019).
27. Kobashi, K., Hayakawa, R., Chikyow, T. & Wakayama, Y. Device Geometry Engineering for Controlling Organic Antiambipolar Transistor Properties. *J. Phys. Chem. C.* **122**, 6943–6946 (2018).
28. Kobashi, K., Hayakawa, R., Chikyow, T. & Wakayama, Y. Interface Engineering for Controlling Device Properties of Organic Antiambipolar Transistors. *ACS Appl Mater. Interfaces* **10**, 2762–2767 (2018).
29. Panigrahi, D., Hayakawa, R., Fuchii, K., Yamada, Y. & Wakayama, Y. Optically Controlled Ternary Logic Circuits Based on Organic Antiambipolar Transistors. *Adv. Electron Mater.* **7**, 2000940 (2021).
30. Panigrahi, D., Hayakawa, R. & Wakayama, Y. Antiambipolar Transistor with Double Negative Differential Transconductances for Organic Quaternary Logic Circuits. *Adv. Funct. Mater.* **33**, 2213899 (2023).
31. Yoo, H. & Kim, C. H. Unified Compact Model for Thin-Film Heterojunction Anti-Ambipolar Transistors. *IEEE Electron Device Lett.* **42**, 1323–1326 (2021).
32. Lee, Y. et al. Demonstration of Anti-ambipolar Switch and Its Applications for Extremely Low Power Ternary Logic Circuits. *ACS Nano* **16**, 10994–11003 (2022).
33. Hayakawa, R., Honma, K., Nakaharai, S., Kanai, K. & Wakayama, Y. Electrically Reconfigurable Organic Logic Gates: A Promising Perspective on a Dual-Gate Antiambipolar Transistor. *Adv. Mater.* **34**, 2109491 (2022).
34. Kobashi, K., Hayakawa, R., Chikyow, T. & Wakayama, Y. Negative Differential Resistance Transistor with Organic p-n Heterojunction. *Adv. Electron Mater.* **3**, 1700106 (2017).
35. Kim, C. H., Hayakawa, R. & Wakayama, Y. Fundamentals of Organic Anti-Ambipolar Ternary Inverters. *Adv. Electron Mater.* **6**, 1901200 (2020).
36. Wakayama, Y., Kim, C. H., Panigrahi, D. & Hayakawa, R. Recent progress in organic antiambipolar transistor development: fundamentals and applications. *Mater. Adv.* **3**, 5260–5273 (2022).
37. Kim, J. Y. et al. Distinctive Field-Effect Transistors and Ternary Inverters Using Cross-Type WSe₂/MoS₂ Heterojunctions Treated with Polymer Acid. *ACS Appl Mater. Interfaces* **12**, 36530–36539 (2020).
38. Novoselov, K. S., Mishchenko, A., Carvalho, A. & Castro Neto, A. H. 2D materials and van der Waals heterostructures. *Science* **353**, aac9439 (2016).
39. Yang, R. et al. Heterointerface effects of lithium intercalation and diffusion in van der Waals heterostructures. *Phys. Rev. Mater.* **6**, 094011 (2022).
40. Teng, Y. et al. Engineering multinary heterointerfaces in two-dimensional cobalt molybdenum phosphide hybrid nanosheets for efficient electrocatalytic water splitting. *Sustain Energy Fuels* **5**, 3458–3466 (2021).
41. Yao, H., Wu, E. & Liu, J. Frequency doubler based on a single MoTe₂/MoS₂ anti-ambipolar heterostructure. *Appl Phys. Lett.* **117**, 123103 (2020).
42. Yan, R. et al. Esaki Diodes in van der Waals Heterojunctions with Broken-Gap Energy Band Alignment. *Nano Lett.* **15**, 5791–5798 (2015).
43. Nakamura, K. et al. All 2D Heterostructure Tunnel Field-Effect Transistors: Impact of Band Alignment and Heterointerface Quality. *ACS Appl Mater. Interfaces* **12**, 51598–51606 (2020).
44. Hu, R., Wu, E., Xie, Y. & Liu, J. Multifunctional anti-ambipolar p-n junction based on MoTe₂/MoS₂ heterostructure. *Appl Phys. Lett.* **115**, 073104 (2019).
45. Son, H. et al. Complementary driving between 2D heterostructures and surface functionalization for surpassing binary logic devices. *ACS Appl Mater. Interfaces* **13**, 8692–8699 (2021).
46. Roy, T. et al. Dual-gated MoS₂/WSe₂ van der Waals tunnel diodes and transistors. *ACS Nano* **9**, 2071–2079 (2015).
47. Yang, M. et al. Anharmonicity of monolayer MoS₂, MoSe₂, and WSe₂: A Raman study under high pressure and elevated temperature. *Appl Phys. Lett.* **110**, 093108 (2017).
48. Fan, S., Yun, S. J., Yu, W. J. & Lee, Y. H. Tailoring Quantum Tunneling in a Vanadium-Doped WSe₂/SnSe₂ Heterostructure. *Adv. Sci.* **7**, 1902751 (2020).
49. Lee, I. H. et al. Hygroscopic effects on AuCl₃-doped carbon nanotubes. *J. Phys. Chem. C.* **114**, 11618–11622 (2010).
50. Park, K. H. et al. Electron donor or acceptor behavior of a AuCl₃ dopant manipulated by dip-pen nanolithography on a MoS₂ thin-film transistor. *Appl Surf. Sci.* **588**, 152846 (2022).
51. Liu, X. et al. P-Type Polar Transition of Chemically Doped Multilayer MoS₂ Transistor. *Adv. Mater.* **28**, 2345–2351 (2016).
52. Liu, X. et al. Homogeneous molybdenum disulfide tunnel diode formed via chemical doping. *Appl Phys. Lett.* **112**, 183103 (2018).
53. Zhang, R., Drysdale, D., Koutsos, V. & Cheung, R. Controlled Layer Thinning and p-Type Doping of WSe₂ by Vapor XeF₂. *Adv. Funct. Mater.* **27**, 1702455 (2017).
54. Han, K. H. et al. Reduction of Threshold Voltage Hysteresis of MoS₂ Transistors with 3-Aminopropyltriethoxysilane Passivation and Its Application for Improved Synaptic Behavior. *ACS Appl Mater. Interfaces* **11**, 20949–20955 (2019).
55. Kang, D. H. et al. High-Performance Transition Metal Dichalcogenide Photodetectors Enhanced by Self-Assembled Monolayer Doping. *Adv. Funct. Mater.* **25**, 4219–4227 (2015).
56. Paul Inbaraj, C. R. et al. A Bi-Anti-Ambipolar Field Effect Transistor. *ACS Nano* **15**, 8686–8693 (2021).

Acknowledgements

This research was supported by the Basic Science Research Program within the Ministry of Science, ICT, and Future Planning through the National Research Foundation of Korea under Grant 2020R1A2C2004029 and was supported in part by the National Research Foundation of Korea (NRF) funded by the Ministry of science, ICT & Future Planning (RS-2023-00257003).

Author contributions

K.H. H. and H.-Y. Y. conceived and designed the experiments. K.H. H., S.-H. K., S.-G. K., and J.-H. K. contributed to the experimental process review and device fabrication. K.H. H. fully manufactured the device and performed the electrical characteristics measurement. S.-H. K., S.-G. K., J.-H. K. and S.S. analyzed the data. H.-Y. Y. supervised the research. All the authors discussed the results and commented on the manuscript.

Competing interests

The authors declare no competing interests.

Additional information

Supplementary information The online version contains supplementary material available at <https://doi.org/10.1038/s41699-024-00454-z>.

Correspondence and requests for materials should be addressed to Hyun-Yong Yu.

Reprints and permissions information is available at <http://www.nature.com/reprints>

Publisher's note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit <http://creativecommons.org/licenses/by/4.0/>.

© The Author(s) 2024