

ARTICLE OPEN



Gate-switchable rectification in isotype van der Waals heterostructure of multilayer MoTe₂/SnS₂ with large band offsets

Seonyeong Kim¹, Hyewon Du¹, Taekwang Kim¹, Somyeong Shin¹, Hyeon-kyo Song¹, Hansung Kim¹, Dain Kang¹, Chang-Won Lee² and Sunae Seo¹

Despite intensive studies on van der Waals heterostructures based on two-dimensional layered materials, isotype vdW heterojunctions, which consist of two different semiconductors with the same majority carrier, have received little attention. We demonstrate an n–n isotype field-effect heterojunction device composed of multilayer moly ditelluride (MoTe₂) and tin disulfide (SnS₂). The carrier transport flowing through the n-MoTe₂/n-SnS₂ heterojunction exhibits a clear rectifying behavior exceeding 10³, even at a moderate source–drain voltage of 1 V in ambient environment. Owing to the large band offsets between the two materials, a potential barrier exceeding ~1 eV is formed, which is verified by comparing a numerical solution of Poisson’s equation and experimental data. In contrast to the conventional p–n heterostructure operating by diffusion of the minority carrier, we identify the carrier transport is governed by the majority carrier via the thermionic emission and tunneling-mediated process through the potential barrier. Furthermore, the gate voltage can completely turn off the device and even enhance the rectification. A ternary inverter based on the isotype MoTe₂/SnS₂ heterojunction and a SnS₂ channel transistor is demonstrated for potential multivalued logic applications. Our results suggest that the isotype vdW heterojunction will become an able candidate for electronic or optoelectronic devices after suitable band engineering and design optimization.

npj 2D Materials and Applications (2020)4:15; <https://doi.org/10.1038/s41699-020-0149-8>

INTRODUCTION

Van der Waals (vdW) heterostructures based on two-dimensional (2D) layered materials have been extensively studied owing to its enormous combinations of selectable materials and excellent semiconducting properties. These structures have replaced conventional group IV- or III–V-based materials for applications in electronics and related fields^{1–4}. Weak vdW interactions between individual layers and the absence of dangling bonds at the interfaces make it possible to fabricate high-performance devices^{5–9}. On the one hand, unisotype vdW heterostructures, namely p–n junction, have only been studied as a building block for diodes or optoelectronic devices with distinct current rectification, gate-tunable polarity behavior, negative differential resistance from the band-to-band tunneling, and photovoltaic effect^{10–21}. While there are a variety of choices for n-type vdW materials, there are few natural p-type vdW materials such as black phosphorus^{10–15} and WSe₂^{7,16–21}.

On the other hand, there are few published research works on isotype vdW heterojunction, in which the transport dominated by the same majority carriers in both components. For optoelectronic device, photodetectors made of isotype vdW heterojunctions with WS₂ and MoS₂ were recently reported^{22,23}. One of the reasons why isotype heterojunction is not considered for electronic devices is that it has a smaller expected rectifying response than p–n heterojunctions. However, the lack of natural p-type vdW materials has shifted the focus of researchers toward isotype vdW heterojunctions, especially n–n type, because there are enormous candidate materials.

In this study, an isotype heterojunction device combined with a multilayer moly ditelluride (MoTe₂) and tin disulfide (SnS₂) is demonstrated. The transistor is fabricated by exfoliating each material and stacking them by the polydimethylpolysiloxane (PDMS) dry transfer method on a Si/SiO₂ (300 nm) substrate (see the details in the Methods section)²⁴. The transport properties of individual SnS₂ and MoTe₂ channels were measured. It was confirmed that the conductivity of SnS₂ is n type, regardless of its thickness, and MoTe₂ exhibits n-type behavior for a thick flake. SnS₂ has a large electron affinity (~5.2 eV) and bandgap (~2.2 eV) in the bulk phase²⁵, which can form distinct band alignments when combined with other transition metal dichalcogenide (TMD) groups^{26–28}. MoTe₂, however, has a smaller electron affinity (~3.8 eV) and smaller bandgap (~0.9 eV)²⁷. Therefore, a large band offset and a large built-in potential barrier at the heterojunction between MoTe₂ and SnS₂ is expected to form. In addition, we measured the Raman spectroscopy of the vdW heterojunction and confirmed the electron transfer from MoTe₂ to SnS₂ side according to Anderson’s rule.

As a result, the electrical measurement of the MoTe₂/SnS₂ heterojunction device clearly exhibits rectification. From the systematic analysis of carrier transport, based on a numerical solution of Poisson’s equation and Simmons approximation, we ascribe the rectifying behavior to the large band offsets between the two materials, which creates a large potential barrier at the heterojunction. In addition, we certify the switchable rectification characteristic by varying the gate voltage with a maximum rectification ratio of ~10³, at a modestly low source–drain voltage of 1 V and in ambient environment (room temperature of 300 K). This value is comparable with that of other p–n unisotype vdW

¹Department of Physics, Sejong University, Seoul 05006, Republic of Korea. ²School of Basic Sciences, Institute of Advanced Optics and Photonics, Department of Applied Optics, Hanbat National University, Daejeon 34158, Republic of Korea. ✉email: cwlee42@hanbat.ac.kr; sunaeseo@sejong.ac.kr




Fig. 1 Heterojunction device structure and Raman spectrum evaluation. **a** The optical image and **b** the schematic side view of the MoTe₂/SnS₂ heterojunction device, respectively. The scale bar used is 10 μm . E1 and E2 (E3 and E4) are the electrodes to measure the electrical properties of MoTe₂ (SnS₂) individual channels and E2–E3 is for the heterojunction channel. **c** Topographic image for the green dashed box in the optical images, and the respective height profiles. **d** Raman spectra of the samples at different positions. **e** Raman shift in the SnS₂ A_{1g} peak after heterojunction formation.

heterostructure devices from previous reports^{17,23,29,30}. Finally, we demonstrate a ternary inverter using the MoTe₂/SnS₂ heterojunction and a SnS₂ channel transistor. We emphasize that this is the first experimental study reporting a systematical analysis of the MoTe₂/SnS₂ heterojunction device.

RESULTS

Device structure and Raman spectrum of the heterojunction

Figure 1a shows the microscopic image of the multilayer MoTe₂/SnS₂ heterojunction device with four Ti/Au electrodes. Figure 1b is the schematic side view of the fabricated device. The four electrodes are used to compare the individual channel and heterojunction channel in a single device, i.e., the electronic properties of MoTe₂, SnS₂, and MoTe₂/SnS₂ heterojunctions can be examined using electrodes E1–E2, E3–E4, and E2–E3, respectively. Figure 1c shows the atomic force microscope (AFM) image for the green dashed box in Fig. 1a. From the topographic image and the respective height profiles (represented by solid black and red lines), the thicknesses of SnS₂ and MoTe₂ are approximately 30 and 70 nm, respectively.

The Raman scattering measurement was performed on different channel areas of the fabricated device. The measured areas were marked with the black (MoTe₂), red (SnS₂), and green dots (heterojunction) in Fig. 1a, and each Raman spectrum is shown in Fig. 1d, respectively. We used a 514-nm green laser as the excitation source. On the MoTe₂ region (black line), two peaks appear near 171 and 230 cm^{-1} , corresponding to the respective out-of-plane A_{1g} and in-plane E_{2g} phonon modes. The bulk inactive B_{12g} phonon mode around 290 cm^{-1} is not observed in our MoTe₂ thick flake (Supplementary Fig. 1), which agrees with the previously reported observations^{31–33}. The spectrum in the SnS₂ region (red line) shows a prominent peak of the A_{1g} mode at $\sim 315 \text{ cm}^{-1}$ and a weaker peak of the E_g mode near 206 cm^{-1} , which are also consistent with previous results^{34,35}. In the

heterojunction region (green), the peaks receive contributions from both MoTe₂ and SnS₂, indicating the existence of two distinct materials. Especially, a significant reduction of the SnS₂ Raman peak intensity was observed due to the thick MoTe₂ flake ($\sim 70 \text{ nm}$) placed on the SnS₂ flake. This, in turn, led to the feeble peak of E_g that is indistinguishable in the overlapped region. In addition, we observe a redshift of $\sim 3 \text{ cm}^{-1}$ in the out-of-plane mode (A_{1g}), owing to the phonon softening caused by the electron transfer from MoTe₂ to SnS₂³⁶. The electron affinity rule (Anderson's rule) accounts for this electron transfer.

Electrical characteristics and the band alignment

Figure 2a, b shows the transfer characteristics of individual MoTe₂ and SnS₂ channel FET with electrodes E1–E2 and E3–E4, respectively. A back-gate voltage (V_g) was applied to the heavily n-doped (As dopants) Si substrate with a resistivity of $\sim 0.005 \Omega \text{ cm}$. All electronic measurements were carried out under ambient conditions (room temperature of 300 K). The observed linear output curves at different gate voltages for both MoTe₂ and SnS₂ FETs in the inset of Fig. 2a, b suggest the sufficiently low contact resistances between Ti/Au metal electrodes and both materials^{37,38}. At the source–drain voltage (V_{ds}) of 1 V, n-type dominant ambipolar behavior was observed for the bulk MoTe₂^{38–41}. We checked the low gate leakage current through SiO₂—300-nm thick—in tens of picoampere level for whole gate voltage ranges as shown in Supplementary Fig. 2. Specifically, MoTe₂ FET exhibited ambipolar behavior for an intermediate flake and p-type behavior for a thin flake, as shown in Supplementary Fig. 2. This dependence of change in conductivity on the thickness has been reported in previous studies as well^{42,43}. For SnS₂, a typical n-type unipolar was observed^{37,44–46}. It is noteworthy that we achieved sufficiently high on/off ratios ($\sim 10^5$) in both FETs with thick flakes even though they operate in the depletion-mode, i.e., a negative gate voltage for an n-channel transistor is required to turn off the device. Usually, the on/off ratio in a depletion-mode




Fig. 2 Electrical characteristics of each device and band diagrams before and after contact. The transfer characteristics of **a** MoTe₂ and **b** SnS₂ FETs at $V_{ds} = 1$ V. The insets are the output curves at different gate voltages in the range of -80 to 80 V at steps of 10 V. **c** Energy band alignment of MoTe₂/SnS₂ heterojunction before and after contact.

transistor limits the thickness of the channel material, because the gating field weakens gradually, or even entirely lost, as the distance between the gate oxide surface and the channel increases⁴⁷. In other words, a large leakage current flows through the expanding undepleted parts as the channel thickness increases, leading to a poor on/off ratio. In this respect, the high on/off ratio in our devices implies that the carriers in the channel can be fully depleted under the given gate voltage. Especially, a very high on/off ratio reaching 10^7 in the SnS₂ FET was achieved even with a thick flake (~ 30 nm), as shown in Fig. 2a. This result can be attributed to the larger bandgap of bulk SnS₂ (~ 2.2 eV) than that of the other TMDs⁴⁸. The small bandgap of bulk MoTe₂ (~ 0.9 eV) accounts for the relatively high off-state current of MoTe₂ FET.

Figure 2c shows the band alignment of the MoTe₂/SnS₂ heterojunction before and after contact. The conduction band minimum (E_c) and valence band maximum (E_v) values of MoTe₂ (SnS₂) were previously reported to be 3.8 eV (5.2 eV) and 4.7 eV (7.4 eV), respectively^{26–28}. A very large conduction band offset (ΔE_c) and valence band offset (ΔE_v) of approximately 1.4 and 2.7 eV are achieved between MoTe₂ and SnS₂, respectively, compared with other combinations of 2D materials. Majority carrier concentrations per unit area for the respective channels (electron for both materials) at $V_g = 0$ V are estimated by¹⁶,

$$n_{\text{MoTe}_2} (n_{\text{SnS}_2}) = \frac{C_{\text{ox}} |V_{\text{th}} - V_g|}{q} = 2.16 \times 10^{12} (3.59 \times 10^{11}) \text{ cm}^{-2},$$

where $q = 1.6 \times 10^{-19}$ C and $C_{\text{ox}} = 1.15 \times 10^{-8}$ F/cm² is the capacitance per unit area of the 300-nm-thick SiO₂ gate oxide layer. The threshold voltage (V_{th}) is extracted based on the extrapolation in the linear region method, which finds the gate-voltage axis intercept of the linear extrapolation of transfer curves at the first maximum point of transconductance⁴⁹. The values are -30 and -5 V for MoTe₂ and SnS₂ FET, respectively, as shown in Supplementary Fig. 3. We treated both MoTe₂ and SnS₂ as nondegenerate semiconductors, to simplify the calculations.

Thus, the Fermi level position was estimated using $n^* = \int_{E_c}^{\infty} f(E) N(E) dE \cong N_c \exp\left(\frac{E_F - E_c}{k_B T}\right)$, where n^* is the number of electrons per unit volume, N_c is the effective density of states in the conduction band, k_B is the Boltzmann constant (1.38×10^{-23} J/K), and T is the temperature (300 K, in this case)⁵⁰. Note that the channels in our devices were completely depleted under given gate voltages, which means the number of unit volumes can be simply calculated by dividing the carrier concentration obtained above by the material thickness ($t_{\text{MoTe}_2} = 70$ nm, $t_{\text{SnS}_2} = 30$ nm); $n^*_{\text{MoTe}_2} = 3.07 \times 10^{17}$ cm⁻³ and $n^*_{\text{SnS}_2} = 1.2 \times 10^{17}$ cm⁻³. N_c is equal to $2 \left(\frac{2\pi m^* k_B T}{h^2}\right)^{3/2}$, where m^* is the effective mass of the electron ($0.55 m_0$ for MoTe₂ and $0.43 m_0$ for SnS₂)^{51–53} and h is the Planck constant (6.63×10^{-34} Js), giving N_c of 1.02×10^{19} and 7.08×10^{18} cm⁻³ for MoTe₂ and SnS₂, respectively. Consequently, the difference between the conduction band edge and Fermi level ($E_F - E_c$) were calculated to be 0.09 eV for MoTe₂ and 0.1 eV for SnS₂. From this, the work functions were 3.89 eV (5.3 eV) for MoTe₂ (SnS₂).

From these band structures, the predicted band alignments of the heterojunction when these two materials were in contact were schematically described. The smaller work function of MoTe₂ allows the electrons in the MoTe₂ side to spill over to the SnS₂ side until thermal equilibrium is established, forming a depletion region on the MoTe₂ side and an accumulation region on the SnS₂ side. This phenomenon is consistent with the Raman analysis in Fig. 1e. Thus, band bending occurs at the heterojunction, which yields the built-in potential ϕ_{Mo} and ϕ_{Sn} on the MoTe₂ and SnS₂ sides, respectively. The total built-in potential (V_{bi}) must be equal to the sum of the potential drops on the two sides ($V_{\text{bi}} = \phi_{\text{Mo}} + \phi_{\text{Sn}}$). It can be calculated from the work function difference between the two materials (~ 1.41 eV), since the Fermi level is constant and flat throughout the heterojunction at equilibrium. It is worth mentioning that ours is an isotype heterojunction, which is different from the conventional p–n junction heterostructures^{15,17,22}. Therefore, the depletion region width on the MoTe₂




Fig. 3 Investigation on the rectification of the MoTe₂/SnS₂ heterojunction device. **a** Output characteristic of the MoTe₂/SnS₂ heterojunction device. The inset shows the logarithmic scale of the output curve. **b** Rectification ratio, defined by I_b/I_f at the same V_{ds} , with the increasing magnitude of V_{ds} . **c** Fowler–Nordheim plot. **d** Energy band diagrams of the heterojunction at different V_{ds} .

side can be calculated by the following equations⁵⁴:

$$V_{bi} = \phi_{Mo} + \phi_{Sn} = \frac{qN_{d,Mo}x_{Mo}^2}{2\epsilon_{Mo}} + \phi_{Sn}, \quad (1)$$

$$\sqrt{2\epsilon_{Sn}N_{d,Sn}k_B T} \sqrt{\left(\exp\left(\frac{q\phi_{Sn}}{k_B T}\right) - 1\right) - \frac{q\phi_{Sn}}{k_B T}} = qN_{d,Mo}x_{Mo}, \quad (2)$$

where $N_{d,Mo} \approx 3.1 \times 10^{17} \text{ cm}^{-3}$ and $N_{d,Sn} \approx 1.2 \times 10^{17} \text{ cm}^{-3}$, calculated by $N_{d,Mo(Sn)} = n_{Mo(Sn)}/l_{Mo(Sn)}$, from the electron majority carrier concentrations and thicknesses of each material. $\epsilon_{Mo} = 10.1$ and $\epsilon_{Sn} = 17.7$ are the dielectric constants of MoTe₂ and SnS₂, respectively^{55,56}. Eqs. (1) and (2) can be solved for ϕ_{Sn} , ϕ_{Mo} , and x_{Mo} . Consequently, we obtained $\phi_{Mo} = 1.3 \text{ eV}$, $\phi_{Sn} = 0.11 \text{ eV}$, and $x_{Mo} = 68.7 \text{ nm}$, as shown in Fig. 2c. This depletion region width is almost similar with the thickness of MoTe₂ (70 nm), implying that the MoTe₂ layer may be fully depleted after contact with SnS₂ at equilibrium. The barrier height value of 1.31 eV will be used to identify the transport behavior of the junction. We note that the energy band alignment of this device is also similar to that in the previous report, where the band alignment was determined by the combination of X-ray photoemission spectroscopy and ultraviolet photoelectron spectroscopy measurements²⁸.

Transport mechanism through the heterojunction

To examine the carrier transport through the MoTe₂/SnS₂ heterojunction at $V_g = 0 \text{ V}$, a V_{ds} of up to 5 V was applied to the electrode on the MoTe₂ side (E2), and the electrode on SnS₂ (E3) was grounded. The forward (I_f) and backward currents (I_b) are defined as arising when the positive and negative voltages are applied to E2, respectively. As shown in Fig. 3a, the backward current increased rapidly up to a few microamperes with V_{ds} , and the forward current increased only up to a few hundreds of nanoamperes even at high V_{ds} , showing a clear rectifying characteristic. We confirmed the same trend with the other devices, which also exhibited good rectification behavior

(Supplementary Fig. 4). The rectification ratio with different V_{ds} defined as I_b/I_f at the same V_{ds} is illustrated in Fig. 3b. The ratio behaves significantly differently across $V_{ds} = 1.35 \text{ V}$. In the small V_{ds} range represented by region (I), the rectification ratio increases until a maximum value of $\sim 4 \times 10^2$. It then decreases in region (II), where V_{ds} is larger than 1.35 V. This transitional behavior implies our device has two different transport mechanisms.

We further investigated the transport of forward current using the Simmons approximation⁵⁴ to figure out the rectification behavior and found out two distinctive transport mechanisms can explain our device's transport property⁵⁷. Direct tunneling (DT) and Fowler–Nordheim tunneling (FNT) can be expressed by the following relations:

$$I_{DT} \propto V \exp\left(-\frac{4\pi d \sqrt{2m^* \phi}}{h}\right), \quad (3)$$

$$I_{FNT} \propto V^2 \exp\left(-\frac{8\pi d \sqrt{2m^* \phi^3}}{3hqV}\right), \quad (4)$$

where ϕ is the barrier height, d is the tunneling barrier width, h is the reduced Planck constant, and m^* is the effective mass of an electron. With the above equations, we draw the Fowler–Nordheim plot, i.e., $\ln(I/V^2)$ vs. $1/V$ plot, as shown in Fig. 3c. This plot clearly shows the transition from a logarithmic regime at small V_{ds} for DT to a linear regime with a negative slope at high V_{ds} for FNT, representing region I (pink) and region II (blue), respectively. The transition voltage (V_{trans}) of 1.35 V is consistent with the voltage at which RR begins to decrease, indicating that the increased forward current via FNT gave rise to the decrease of the rectification ratio. Moreover, V_{trans} corresponds to ϕ/q , yielding the tunneling barrier height of $\sim 1.35 \text{ eV}$. This value is analogous with the value of $\phi_{Mo} = 1.3 \text{ eV}$ in the previous band diagram analysis. With the slope in the linear regime, $\frac{8\pi d \sqrt{2m^* \phi^3}}{3hq} = 7.9$, where $m^* = 0.43 m_0$ is the effective mass of electron in SnS₂^{51,52}, we obtained $d \approx 1.12 \text{ nm}$.




Fig. 4 Gate-voltage dependence of the heterojunction device. **a** Gate dependence of output characteristics of the MoTe₂/SnS₂ heterojunction in the range -1 to 1 V. The inset shows the schematic for the electrical measurement on the heterojunction. V_{ds} is applied to E2, which is in contact with MoTe₂, and E3, which is in contact with SnS₂, is grounded. **b** Rectification ratio under different gate voltages at $V_{ds} = 1$ V. The inset represents the band alignment at negative voltages. **c** Transfer characteristics of the heterojunction at $|V_{ds}| = 1$ V.




Fig. 5 Application for the ternary inverter. **a** Schematic of the measurement setup for the ternary inverter. V_{dd} , V_{out} , and V_{in} are applied to E2 on MoTe₂, E3 on SnS₂, and the back-gate electrode. E4 is grounded. **b** An analog circuit diagram. **c** V_{out} as a function of V_{in} for $V_{dd} = 1$ V.

From these results, the band diagrams of Fig. 3d are used to explain the rectification behavior. Note that only the electron carrier transport is considered because the electron is the majority carrier for both materials. When a negative voltage is applied to the MoTe₂ side ($V_{ds} < 0$ V), the electron transfer from the MoTe₂ to the SnS₂ side will face the much lower barrier height or even no barrier at high negative voltages. As a result, the electrons easily contribute to the current by overcoming the potential barrier, even with the small thermal energy via thermionic emission. This results in the rapidly increasing backward current. In contrast, in the range of $0 < V_{ds} < 1.35$ V, the electrons in the SnS₂ side confront the built-in potential barrier, whose height is determined from the conduction band offset between MoTe₂ and SnS₂. This barrier blocks the electron transfer from the SnS₂ side to the MoTe₂ side, so that the current could be achieved purely by direct tunneling through the trapezoidal barrier. This current is lower than the backward current, causing the rectification property. However, for $V_{ds} > 1.35$ V, the potential barrier becomes narrower, more triangular as shown in Fig. 3d. Consequently, the increased forward current via the FNT reduces the rectification ratio.

Next, we examine the output curves of MoTe₂/SnS₂ heterojunction at different gate voltages from -80 to 80 V in steps of 20 V, as shown in Fig. 4a. The simple measurement schematic is in the inset of Fig. 4a. The output curves of the heterojunction device illustrate the gate-tunable rectification behavior. The backward current was decreased as V_g was changed toward negative values, so that the rectification property became imperceptible. Indeed, the rectification ratio at $V_{ds} = 1$ V was less than 10 for $V_g < -20$ V, as shown in Fig. 4b. Notably, the ratio reached up to $\sim 10^3$ in a

positive V_g range. This value is more than twice the value at $V_g = 0$ V.

To inspect these gate-tunable rectification properties, the corresponding transfer characteristics of the MoTe₂/SnS₂ heterojunction device are summarized in Fig. 4c. The transfer curve of the heterojunction on the backward current (green open circle) follows a similar trend with that of SnS₂. The curve on the forward current (green closed circle) also follows that of SnS₂ for $V_g < -20$ V. However, the current variation for $V_g > -20$ V with increasing V_g is negligible, yielding consistent gate-tunable rectification properties. From the transfer curves of the MoTe₂ and SnS₂ FET, SnS₂ channel will turn off for $V_g < -20$ V, implying that there are no carriers, and the majority carrier in MoTe₂ will change from electron to hole in the negative gate-voltage range. The relevant band diagram is illustrated in the inset of Fig. 4b. In this band diagram, when the negative V_{ds} is applied to the MoTe₂ side, the current flow of hole carriers from SnS₂ to MoTe₂ would be very low because the SnS₂ channel is depleted. In addition, the majority hole carriers flowing from MoTe₂ to SnS₂ upon application of positive V_{ds} to MoTe₂ face a large potential barrier caused by the large valence band offset (Supplementary Fig. 5). Consequently, both forward and backward currents are very low for $V_g < -20$ V, suppressing the rectification behavior. In this manner, this device can be viewed as a series connection of MoTe₂/SnS₂ heterojunction and two resistors of MoTe₂ and SnS₂, whose resistance values can be adjusted by controlling V_g . Note the MoTe₂/SnS₂ heterojunction has a lateral configuration. The simple equivalent circuit is shown in the inset of Fig. 4c. The transfer curves of a heterojunction device fabricated with a thin MoTe₂ flake was also investigated in Supplementary Fig. 6, indicating the gate dependence was determined by the series

connection of the two materials. Based on this analysis, we deduce that the MoTe₂/SnS₂ heterojunction gives rise to the rectification property only when the resistance values of the parts other than the junction is low enough for the heterojunction to dominate the current flow in the series connection.

Ternary inverter

Finally, we applied the MoTe₂/SnS₂ heterojunction to a multi-valued logic device by fabricating a ternary inverter with only two n-type FETs. As illustrated in Fig. 5a, the driving voltage (V_{dd}) and input voltage (V_{in}) were applied to the electrode of the MoTe₂ side (E2) and Si back-gate electrode. The end of the electrode of the SnS₂ side (E4) was grounded, and then the output voltage (V_{out}) on the other electrode in contact with the SnS₂ side (E3) was measured.

This is the integration of MoTe₂/SnS₂ heterojunction with SnS₂ FETs, which their resistance value can be fully controlled by regulating V_{in} . Figure 5b depicts the equivalent circuit of the ternary inverter. The plot of V_{in} vs. V_{out} in Fig. 5c clearly shows three distinct output voltage regions in the range of 0–60 V at $V_{dd} = 1$ V, corresponding to the three logical states. The output voltage (V_{out}) is a voltage drop across SnS₂ FET determined by the fraction of the driving voltages (V_{DD}) that depends on the resistance ratio between SnS₂ and heterojunction channel. The input voltage-dependent resistance values of both channels are exhibited in Supplementary Fig. 7. For $V_{in} < 10$ V, the SnS₂ FET has a smaller current path than that of the MoTe₂/SnS₂ heterojunction channel because of the MoTe₂ channel part, leading to “logic 1.” For $15 < V_{in} < 25$ V, SnS₂ and heterojunction channels have a constant resistance ratio as shown in Supplementary Fig. 7. This implies the voltage drop across the SnS₂ channel is sustained in this region, resulting in the output “logic 1/2”^{7,58}. At high V_{in} , SnS₂ FET is completely turned on, whereas the current passing through the heterojunction is restricted by the large potential barrier, and thus the state “logic 0” is achieved.

DISCUSSION

We fabricated a multilayer n-MoTe₂/n-SnS₂ isotype heterojunction device. Raman analysis confirmed the electron transfer from MoTe₂ to SnS₂ side based on Anderson’s rule. The output characteristics of the MoTe₂/SnS₂ heterojunction clearly exhibited the rectification behavior. From a systematic analysis based on a numerical solution of Poisson’s equation and Simmons approximation, we ascribed the rectification to a potential barrier exceeding ~1 eV, attributed to the large band offsets between the two materials. Unlike the conventional p–n heterostructure operating by diffusion of minority carrier, we confirmed the transport is determined by the majority carriers via thermionic emission and tunneling process through the potential barrier. Furthermore, we certified the switchable rectification characteristic by varying the gate voltage. While the rectification was turned off for the negative V_g , it was enhanced for the positive V_g up to a maximum rectification ratio of $\sim 10^3$ at a modest source–drain voltage of 1 V in ambient environment. This value is comparable with that of other p–n unisotype vdW heterostructure devices reported by previous studies. Finally, we demonstrate the working of the new device by fabricating a ternary inverter using the MoTe₂/SnS₂ FET and a SnS₂ channel transistor. This is the first experimental study reporting a systematical analysis for a MoTe₂/SnS₂ heterojunction device. The results can be used as guidelines for the optimization and designing of a variety of heterojunction-based customizable electronic or photonic devices.

METHODS

Device fabrication

MoTe₂/SnS₂ heterostructure devices were fabricated by the dry transfer method. MoTe₂ and SnS₂ were mechanically exfoliated from their commercial bulk forms (HQ graphene, America) using blue tape on PDMS (Gel-Pak, PF-X4–17 mil.) and a highly n-doped (As doped) substrate with a 300-nm-thick SiO₂ layer, respectively. The MoTe₂ flakes on PDMS were aligned by a transfer system-mounted microscope, and then transferred on to SnS₂ flakes. The electrodes were patterned by the electron-beam lithography process, and Ti/Au (20/50 nm) metals were deposited by a thermal evaporator at high vacuum pressure ($\sim 10^{-6}$ Torr).

Device characterization

AFM measurement was performed in ambient environment with tapping mode, to confirm the thickness of the flakes. Raman spectroscopic measurements (Renishaw) were carried out at room temperature using a 514-nm laser as the excitation source with <2 mW power. We used a Keithley-4200SCS parameter analyzer to measure the electrical properties of the MoTe₂/SnS₂ heterojunction device and the ternary inverter.

DATA AVAILABILITY

The authors confirm that the data supporting the findings of this study are available within the article. Related additional data are available on reasonable request from the authors.

Received: 17 January 2020; Accepted: 29 April 2020;

Published online: 12 June 2020

REFERENCES

- Geim, A. K. & Grigorieva, I. V. Van der Waals heterostructures. *Nature* **499**, 419–425 (2013).
- Novoselov, K. S. et al. 2D materials and van der Waals heterostructures. *Science* **353**, aac9439 (2016).
- Wang, X. & Xia, F. Stacked 2D materials shed light. *Nat. Mater.* **14**, 264 (2015).
- Liu, Y. et al. Van der Waals integration before and beyond two-dimensional materials. *Nature* **567**, 323–333 (2019).
- Qiu, X. & Ji, W. Illuminating interlayer interactions. *Nat. Mater.* **17**, 211–213 (2018).
- Jariwala, D. et al. Mixed-dimensional van der Waals heterostructures. *Nat. Mater.* **16**, 170–181 (2017).
- Nourbakhsh, A. et al. Transport properties of a MoS₂/WSe₂ heterojunction transistor and its potential for application. *Nano Lett.* **16**, 1359–1366 (2016).
- Zhou, X. et al. Tunneling diode based on WSe₂/SnS₂ heterostructure incorporating high detectivity and responsivity. *Adv. Mater.* **30**, 1703286 (2018).
- Wang, Y. et al. Light induced double ‘on’ state anti-ambipolar behavior and self-driven photoswitching in p-WSe₂/n-SnS₂ heterostructures. *2D Mater.* **4**, 025097 (2017).
- Huang, M. et al. Multifunctional high-performance van der Waals heterostructures. *Nat. Nanotechnol.* **12**, 1148–1154 (2017).
- Shim, J. et al. Phosphorene/rhenium disulfide heterojunction-based negative differential resistance device for multi-valued logic. *Nat. Commun.* **7**, 13413 (2016).
- Yan, R. et al. Esaki diodes in van der Waals heterojunctions with broken-gap energy band alignment. *Nano Lett.* **15**, 5791–5798 (2015).
- Dastgeer, G. et al. Temperature-dependent and gate-tunable rectification in a black phosphorus/WS₂ van der Waals heterojunction diode. *ACS Appl. Mater. Interfaces* **10**, 13150–13157 (2018).
- Li, D. et al. Gate-controlled BP–WSe₂ heterojunction diode for logic rectifiers and logic optoelectronics. *Small* **13**, 1603726 (2017).
- Srivastava, P. K. et al. Van der Waals broken-gap p–n heterojunction tunnel diode based on black phosphorus and rhenium disulfide. *ACS Appl. Mater. Interfaces* **11**, 8266–8275 (2019).
- Lee, C.-H. et al. Atomically thin p–n junctions with van der Waals heterointerfaces. *Nat. Nanotechnol.* **9**, 676–681 (2014).
- Doan, M.-H. et al. Charge transport in MoS₂/WSe₂ van der Waals heterostructure with tunable inversion layer. *ACS Nano* **11**, 3832–3840 (2017).
- Roy, T. et al. Dual-gated MoS₂/WSe₂ van der Waals tunnel diodes and transistors. *ACS Nano* **9**, 2071–2079 (2015).
- Furchi, M. M. et al. Photovoltaic effect in an electrically tunable van der Waals heterojunction. *Nano Lett.* **14**, 4785–4791 (2014).

20. Yang, T. et al. Van der Waals epitaxial growth and optoelectronics of large-scale WSe_2/SnS_2 vertical bilayer p–n junctions. *Nat. Commun.* **8**, 1906 (2017).
21. Park, C. et al. Photovoltaic effect in a few-layer ReS_2/WSe_2 heterostructure. *Nanoscale* **10**, 20306–20312 (2018).
22. Wang, G. et al. Interlayer coupling induced infrared response in WS_2/MoS_2 heterostructures enhanced by surface plasmon resonance. *Adv. Funct. Mater.* **28**, 1800339 (2018).
23. Lee, J. et al. Thermodynamically stable synthesis of large-scale and highly crystalline transition metal dichalcogenide monolayers and their unipolar n–n heterojunction devices. *Adv. Mater.* **29**, 1702206 (2017).
24. Castellanos-Gomez, A. et al. Deterministic transfer of two-dimensional materials by all-dry viscoelastic stamping. *2D Mater.* **1**, 011002 (2014).
25. Lokhande, C. D. A chemical method for tin disulphide thin film deposition. *J. Phys. D* **23**, 1703–1705 (1990).
26. Gong, C. et al. Band alignment of two-dimensional transition metal dichalcogenides: Application in tunnel field effect transistors. *Appl. Phys. Lett.* **103**, 053513 (2013).
27. Guo, Y. & Robertson, J. Band engineering in transition metal dichalcogenides: stacked versus lateral heterostructures. *Appl. Phys. Lett.* **108**, 233104 (2016).
28. Schlaf, R. et al. Band lineup of layered semiconductor heterointerfaces prepared by van der Waals epitaxy: charge transfer correction term for the electron affinity rule. *J. Appl. Phys.* **85**, 2732–2753 (1999).
29. Huo, N. et al. Novel and enhanced optoelectronic performances of multilayer MoS_2-WSe_2 heterostructure transistors. *Adv. Funct. Mater.* **24**, 7025–7031 (2014).
30. Li, C. et al. WSe_2/MoS_2 and $MoTe_2/SnSe_2$ van der Waals heterostructure transistors with different band alignment. *Nanotechnology* **28**, 415201 (2017).
31. Lezama, I. G. et al. Indirect-to-direct band gap crossover in few-layer $MoTe_2$. *Nano Lett.* **15**, 2336–2342 (2015).
32. Ruppert, C. et al. Optical properties and band gap of single- and few-layer $MoTe_2$ crystals. *Nano Lett.* **14**, 6231–6236 (2014).
33. Yamamoto, M. et al. Strong enhancement of raman scattering from a bulk-inactive vibrational mode in few-layer $MoTe_2$. *ACS Nano* **8**, 3895–3903 (2014).
34. Smith, A. J. et al. Raman scattering studies of SnS_2 and $SnSe_2$. *J. Phys. C* **10**, 1321–1323 (1977).
35. Huang, Y. et al. Tin disulfide—an emerging layered metal dichalcogenide semiconductor: materials properties and device characteristics. *ACS Nano* **8**, 10743–10755 (2014).
36. Chakraborty, B. et al. Symmetry-dependent phonon renormalization in monolayer MoS_2 transistor. *Phys. Rev. B* **85**, 161403 (2012).
37. Song, H. S. et al. High-performance top-gated monolayer SnS_2 field-effect transistors and their integrated logic circuits. *Nanoscale* **5**, 9666–9670 (2013).
38. Nakaharai, S. et al. Carrier polarity control in α - $MoTe_2$ Schottky junctions based on weak fermi-level pinning. *ACS Appl. Mater. Interfaces* **8**, 14732–14739 (2016).
39. Chen, J. et al. Contact engineering of molybdenum ditelluride field effect transistors through rapid thermal annealing. *ACS Appl. Mater. Interfaces* **9**, 30107–30114 (2017).
40. Lin, Y.-F. et al. Ambipolar $MoTe_2$ transistors and their applications in logic circuits. *Adv. Mater.* **26**, 3263–3269 (2014).
41. Nakaharai, S. et al. Electrostatically reversible polarity of ambipolar α - $MoTe_2$ transistors. *ACS Nano* **9**, 5976–5983 (2015).
42. Rani, A. et al. Tuning the polarity of $MoTe_2$ FETs by varying the channel thickness for gas-sensing applications. *Sensors* **19**, 2551 (2019).
43. Pudasaini, P. R. et al. High-performance multilayer WSe_2 field-effect transistors with carrier type control. *Nano Res.* **11**, 722–730 (2018).
44. Ye, G. et al. Synthesis of large-scale atomic-layer SnS_2 through chemical vapor deposition. *Nano Res.* **10**, 2386–2394 (2017).
45. Yuan, H. T. et al. Liquid-gated electric-double-layer transistor on layered metal dichalcogenide, SnS_2 . *Appl. Phys. Lett.* **98**, 012102 (2011).
46. Zschieschang, U. et al. Tin disulfide (SnS_2) thin-film field-effect transistors. In *Proc. 72nd Device Research Conference* 267–268 (2014).
47. Zhang, Y. et al. Thickness considerations of two-dimensional layered semiconductors for transistor applications. *Sci. Rep.* **6**, 29615 (2016).
48. De, D. et al. High on/off ratio field effect transistors based on exfoliated crystalline SnS_2 nano-membranes. *Nanotechnology* **24**, 025202 (2012).
49. Ortiz-Conde, A. et al. A review of recent MOSFET threshold voltage extraction methods. *Microelectron. Reliab.* **42**, 583–596 (2002).
50. Wang, F. et al. Tunable $GaTe-MoS_2$ van der Waals p–n junctions with novel optoelectronic performance. *Nano Lett.* **15**, 7558–7566 (2015).
51. Sun, B.-Z. et al. Anisotropic thermoelectric properties of layered compounds in SnX_2 ($X = S, Se$): a promising thermoelectric material. *Phys. Chem. Chem. Phys.* **17**, 29844–29853 (2015).
52. Li, J. et al. Thickness-controlled electronic structure and thermoelectric performance of ultrathin SnS_2 nanosheets. *Sci. Rep.* **7**, 8914 (2017).
53. Das, S. et al. Toward low-power electronics: tunneling phenomena in transition metal dichalcogenides. *ACS Nano* **8**, 1681–1689 (2014).
54. Sze, S. M. & NG, K. K. In *Physics of Semiconductor Devices* 77–133 (John Wiley & Sons, Inc., 2006).
55. Takeda, N. & Parkinson, B. A. Adsorption morphology, light absorption, and sensitization yields for squaraine dyes on SnS_2 surfaces. *JACS* **125**, 5559–5571 (2003).
56. Laturia, A. et al. Dielectric properties of hexagonal boron nitride and transition metal dichalcogenides: from monolayer to bulk. *npj 2D Mater. Appl.* **2**, 6 (2018).
57. Simmons, J. G. Generalized Formula for the electric tunnel effect between similar electrodes separated by a thin insulating film. *J. Appl. Phys.* **34**, 1793–1803 (1963).
58. Duong, N. T. et al. Modulating the functions of $MoS_2/MoTe_2$ van der Waals heterostructure via thickness variation. *ACS Nano* **13**, 4478–4485 (2019).

ACKNOWLEDGEMENTS

This research was supported by the Nano Material Technology Development Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Science, ICT and Future Planning (NRF-2016M3A7B4900147 and NRF-2017R1A2B4007219). We would like to thank Dr Suyong Jung, Korea Research Institute of Standards and Science, for carefully reading the manuscript and helpful discussions.

AUTHOR CONTRIBUTIONS

S.Kim performed the device fabrication and electrical characterization; S.Kim, C.-W. Lee, and S.Seo were involved in writing the manuscript; H.Du, T.Kim, S.Shin, H.Song, H.Kim, and D.Kang contributed to the scientific discussions. All authors have given approval to the final version of the manuscript.

COMPETING INTERESTS

The authors declare no competing interests.

ADDITIONAL INFORMATION

Supplementary information is available for this paper at <https://doi.org/10.1038/s41699-020-0149-8>.

Correspondence and requests for materials should be addressed to C.-W.L. or S.S.

Reprints and permission information is available at <http://www.nature.com/reprints>

Publisher's note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit <http://creativecommons.org/licenses/by/4.0/>.

© The Author(s) 2020