# scientific reports

Check for updates

## **OPEN** Polycrystalline silicon PhC cavities for CMOS on-chip integration

S. Iadanza<sup>1,2</sup>, G. C. R. Devarapu<sup>1,2</sup>, A. Blake<sup>1</sup>, P. Acosta Alba<sup>3</sup>, J.-M. Pedini<sup>3</sup> & L. O'Faolain<sup>1,2</sup>

In this work, we present an on-chip 2D and 3D photonics integration solution compatible with Front End of Line integration (FEOL) using deposited polycrystalline silicon (poly:Si) for optical interconnects applications. Deposited silicon integration on a bulk silicon wafer is here discussed in all its processing steps and configurations. Moreover, results of deposited silicon high-Q Photonic Crystal (PhC) resonators are shown, demonstrating the possibility to employ optical resonators patterned on this material in the next generation of 2D and 3D integrated optical interconnects.

The need for photonics at the CPU level is greatly intensifying in current years. The recent decrease in the size of transistors (down to the 2 nm node equivalent – 333.33 MTr/mm<sup>21,2</sup> and predicted 1 nm node in 2029<sup>3</sup>), translated into increased transistor densities, has led to a fast growth of the number of floating-point operations (FLOP) that processors can perform, from 1 TFLOP in 2007 to 7.2 TFLOPs in 2015 and to predicted 96.8 TFLOPs in 2022. Moreover, in order to maintain the optimum processor architecture ratio of 1 byte/FLOP, the chip I/O bandwidth needs a continuous scaling over multiple hundreds of Tb/s<sup>1</sup>. However, the chip area is limited to its current size due to manufacture yield and cost, which manifests in a very slow increase in the number of signal pins, greatly limiting chip packaging capabilities. It follows that current bandwidth demands can only be faced by increasing the off-chip clock over 65 GHz by 2029<sup>4</sup>. Concurrently, on-chip heat dissipation limits the maximum chip power consumption to 300 W<sup>2</sup>, with the need to also reduce energy budget for off-chip communication from thousands to tens of fJ/bit. As a consequence of these bandwidth and energy requirements, optical interconnects need to be implemented on the electronics chip in place of existing electrical links. A traditional optics-electronics packaging approach involves the chip-bonding of optical links on the electronics, which is, however, still limited in bandwidth by the pitch of the flip-chip signal I/Os. This approach manifests parasitic electric affecting the performance of both the optical and electronic components, beside imposing a bandwidth density bottleneck. Another promising integration approach consists in the monolithic front-end integration of silicon photonic circuits, which involves the realization of the optical and electronic components in the same SOI layer of crystalline silicon, on a single chip<sup>5</sup>, offering a very compact integration of photonics and electronics, maximizing bandwidth density and lowering parasitic effects. However, beside SOI higher cost compared to bulk Si wafers, this approach severely hinders the performance of electronics as, at telecom wavelengths, low-loss optical confinement in the photonic waveguides requires at least a 1 µm thick buried oxide, while SOI transistors need very thin buried oxide (100 nm or lower) for thermal dissipation and electrostatic effects. Thick buried oxide means that transistor gate lengths must be longer than 100 nm and transistor density decreases<sup>6,7</sup>, considerably limiting processors performance and scalability. Some effort has also been directed towards the front-end integration of waveguides on bulk-Si<sup>8-10</sup> and thin-SOI substrates<sup>11,12</sup>, but these techniques always comprise the fabrication steps involving the modification of the silicon electronics layer. Another integration approach, referred to as monolithic back-end integration<sup>13</sup>, involves the realization of the photonic components on different plane respect to the electronics layer, offering high bandwidth densities similar to front-end processes, but with added the possibility to keep the optimized fabrication of the transistor layer unchanged, as opposite to front-end integration requirements. The photonic layer typically involves deposited silicon in various phases and forms, as standard crystalline silicon cannot be deposited with standard CMOS technology, but only formed through epitaxial growth<sup>14</sup> if a crystalline seed is already present, or transferred from a donor c:Si wafer to another target wafer through ion implantation and wafer bonding<sup>15,16</sup>, like in the case of SOI. Deposited silicon materials for photonics can assume the form of silicon nitride (SiN), amorphous silicon (a:Si) and more recently polycrystalline silicon (poly:Si). Despite the optimization of the optical properties of these deposited materials, SiN and a:Si platforms intrinsically exhibit poor electrical properties (low effective carrier mobility) due to their amorphous atomic structure, as opposite to what is typically required for electro-optic modulation, switching, and photodetection. Conversely, deposited poly:Si, still compatible with front-end integration, is characterised by electrical properties similar to monocrystalline silicon, unlocking the possibility to employ

<sup>1</sup>Tyndall National Institute, Lee Maltings, Dyke Parade, Cork, Ireland. <sup>2</sup>Munster Technological University, Rossa Avenue, Bishopstown, Cork, Ireland. <sup>3</sup>Université Grenoble Alpes, CEA, LETI, 38000 Grenoble, France. <sup>22</sup>email: simone.iadanza@mycit.ie



**Figure 1.** (a) Schematics of atomic arrangements in monocrystalline, amorphous and polycrystalline Silicon, (b) schematics of the laser annealing process, (c) schematics of the CMP process (top view) and (d) schematics of the CMP process (side view).

this material in fully integrable and very efficient optoelectronic components. Yet, deposited poly:Si normally exhibits high surface roughness and numerous grain boundaries that greatly affects the optical performances of photonic components, mainly due to scattering mechanisms. Moreover, almost all of the reported poly:Si layers required high temperature deposition, annealing and post-treatment (typically  $T \ge 900$  °C), as shown in<sup>17-22</sup>. This temperature range is not compatible with back-end fabrication processing<sup>23</sup>, leading to electronic doping diffusion, and therefore cannot be used for vertical integration. In this work, we optimise the deposited poly:Si platform through laser annealing and chemical–mechanical planarization processes for the development of high quality PhC resonators to be employed FEOL compatible on-chip integrated optical interconnects (beside remaining fully compatible with BEOL integration<sup>24</sup>). In this work we also create smooth poly:Si on thick SiO<sub>2</sub> islands nested into a bulk Si wafer. The created poly:Si regions on the wafer are suitable for photonics without compromising the suitability of the rest of wafer for high performance transistors. The enhancement of the light matter-interaction provided by photonic crystals allows high performance photonics to be created that consume only a small fraction of the wafer area.

The manuscript is divided into the following macro-sections:

- The optimisation of the poly:Si deposition, annealing and surface planarization,
- The integration of deposited poly:Si islands on bulk silicon wafers,
- The development of high-Q PhC resonators on poly:Si.

#### Fabrication and optimisation of the poly: Si substrates for photonics applications

Deposited silicon is one of the most important solutions for 3D integrated Silicon Photonics. However, the material in both the amorphous and polycrystalline form has poor optical qualities due to absorption and roughness scattering mechanisms occurring in the as deposited materials. Their employment in integrated photonics applications requires careful material treatment techniques to lower intrinsic material losses related to linear absorption due to Silicon dangling bonds in the amorphous form and light scattering due to surface and grain boundary roughness in the polycrystalline form. In the case of a:Si, losses can be greatly decreased by means of Hydrogen implantation, quenching absorption at telecom wavelength from silicon dangling bonds by the formation of S–H bonds<sup>25</sup>. Poly:Si, in addition, exhibits poor optical performances mainly related to its microcrystalline nature, for which many different crystalline domains, grains (Fig. 1a), are formed during the crystallisation from the deposited amorphous material. Monocrystalline silicon-like optical properties characterise the inside of these grains, but the different orientation of their crystalline plane from grain-to-grain forms physical rough



**Figure 2.** Schematics of the poly:Si substrates in the two configurations: (a) thermally annealed poly:Si deposited onto PECVD SiO<sub>2</sub> for the CMP process optimization and (b) poly:Si on SiO<sub>2</sub> islands nested into a bulk silicon wafer for the fabrication of poly:Si optical resonators.

boundaries between the grains that disrupts the propagation of light via scattering. These grain boundaries are also responsible for the high surface roughness of untreated poly:Si, which dominates light propagation losses on poly:Si platforms<sup>26</sup>. For this reason, dedicated CMOS compatible techniques have been developed to optimise the material roughness and grain size distribution, such Chemical–Mechanical Planarization (CMP) and laser annealing(<sup>27–30</sup>) respectively, which were utilised to prepare the poly:Si substrates for the photonics applications discussed in this work.

The schematics of the laser annealing and CMP processes are shown in Fig. 1b,c and d respectively. In this section, the fabrication of the poly:Si substrates for which the PhC cavities have been designed is discussed in detail. The fabrication of the substrates consisted in two different runs carried out at CEA-Leti (Grenoble, France), with the first run focusing on the optimization of the CMP processes on 300 mm wafers (first deposited with a:Si and then annealed into poly:Si-Fig. 2a), and the second focused on the fabrication of the substrates with laser annealed poly: Si on Si $O_2$  islands, nested into the bulk silicon (Fig. 2b), on which the actual photonic components are developed. The poly:Si islands were having different sizes ranging from 10 to 1000 µm<sup>2</sup>, therefore able to accommodate one or multiple photonic crystal cavities to be employed as wavelength selective mirrors in hybrid external cavity lasers (HECLs) in vertical coupling configuration  $\frac{31,32}{1,32}$ . As the optical performances of poly:Si strongly depend on surface roughness, which dominates scattering losses, the CMP process had to be optimised to achieve the highest surface smoothness, ideally in the sub-nm range, for the photonic components to be able to have measured Q-factors at least in the 10<sup>3</sup> range (e.g., minimum values required to get a single-mode PhC-based lasers, as seen in<sup>33</sup>). The substrate fabrication and optimization for optical applications started with the deposition of 2.1 µm of SiO<sub>2</sub> through means of Plasma Enhanced Physical Vapour Deposition (PECVD) on 300 mm silicon wafers. Subsequently, a layer of amorphous silicon 450 nm thick has been deposited onto the wafers via low temperature (T = 350 °C) PECVD. The thickness of the deposited a:Si layer was higher than the final target of 220 nm as the CMP process removes a good portion of material while polishing the wafer.

The a:Si wafers deposited in the first run were thermally annealed to form poly:Si for and were used for the CMP process optimization, while the a:Si on SiO<sub>2</sub> islands deposited in the second run were treated with pulsed laser annealing while keeping the wafers at a T = 450 °C to promote poly:Si grain growth at Leti. The poly:Si obtained by these laser annealing steps exhibited grain sizes in the range from tens to hundreds of  $\mu m^2$ . The growth of the grain sizes of the poly:Si after laser annealing transpires from the SEM images of Fig. 3. This grain size distribution is desirable as entire PhC cavities can be contained in one single grain, therefore avoiding optical interaction with multiple grain boundaries inside the PhC that would increase scattering losses.

The 300 mm wafers polished through CMP in the first run exhibited an average surface roughness of  $\{R_a = 0.101 \text{nm}, R_q = 0.049 \text{nm}\}$  with good surface uniformity (centre-edge variation <15 nm), and the final poly:Si layer thickness obtained was in the range of  $250 \pm 30 \text{ nm}$ .

The fabrication workflow for the poly:Si islands (configuration in Fig. 2b) is more complex than the one for the substrates of Fig. 2a, as area-selective etch and deposition of material is required. The final photonic components



**Figure 3.** SEM images of the poly:Si substrate: (**a**) before laser annealing (a:Si), (**b**) after 4 laser shots with an energy of 700 mJ and (**c**) after 4 laser shots with an energy of 1100 mJ, highlighting the modification of the poly:Si surface due to the laser-annealing related grain growth.

(DA and L3 PhC cavities) were then patterned onto the poly:Si islands and measured. The entire fabrication process workflow of the PhC cavities patterned poly:Si on  $SiO_2$  islands is depicted in the schematics of Fig. 4.

Starting from a 300 mm bulk silicon wafer, a 60 nm thick hard mask of Si<sub>3</sub>N<sub>4</sub> is deposited through Plasma Enhanced Chemical Vapour Deposition (PECVD) and a 1 µm layer of \$1813 photoresist is spin coated on it. A deep-UV lithographic step is performed to expose differently sized rectangular areas that will define the islands (Fig. 4a). A double reactive ion etch (RIE) step first in  $SF_6$ :CHF<sub>3</sub> chemistry for the  $Si_3N_4$  mask and bulk Si to achieve an etch depth greater than 1  $\mu$ m (Fig. 4b) in which a 1.4  $\mu$ m thick layer on SiO<sub>2</sub> is deposited through PECVD (Fig. 4c). Planarization of the SiO<sub>2</sub> is then followed via standard oxide CMP (Fig. 4d) to achieve a flat oxide filled trenches to be filled with the deposited silicon. A low temperature (T=350 °C) PECVD step is used to deposit 450 nm of a:Si (Fig. 4e), which is then annealed into poly:Si via a pulsed excimer laser source while maintaining the substrate at T = 450 °C to promote grain growth up to tens of  $\mu$ m<sup>2</sup> (Fig. 4f). The newly developed poly:Si CMP process is then performed to level and polish the poly:Si islands to the target thickness of  $260 \pm 40$  nm and sub-nm surface roughness (Fig. 4g). After inspection of the substrates through AFM and SEM to verify surface uniformity and final poly:Si thickness, a 500 nm thick layer of ZEP 520A resist was spin-coated onto the wafer and the specifically designed PhC cavities exposed on it (Fig. 4h) via electron beam lithography (EBL) with a 100 kV system (Elionix ELX100), making sure to align the photonic components to the poly:Si islands. Finally, the patterns were transferred onto the poly:Si via Inductively Coupled Plasma (ICP) etching in N<sub>2</sub>:Cl<sub>2</sub> chemistry (Fig. 4i). The final poly:Si layer properties and CMP process duration is detailed in Table 1.

CMP process P1: VP5000/FSL1531 and CMP process P3: IK2010H/PL6116 represent subsequent Chemical-Mechanical Planarization steps with different parameters: wafer chuck pressure, polishing pad speed, conditioning.

The deposition of  $SiO_2$  in the bulk Si trenches and the subsequent deposited and annealed a:Si into poly:Si is shown in the SEM images of Fig. 5.

The top and cross section view of the deposited silica is depicted in Fig. 5a and b respectively, while the deposited a:Si is shown in side-view in Fig. 5c and the annealed a:Si into poly:Si is shown in Fig. 5d, just before the CMP steps. Of great importance is the SiO<sub>2</sub> thickness being greater than 1  $\mu$ m, required to well confine the optical modes of the PhC cavities in the poly:Si photonic layer, avoiding evanescent coupling to the bulk Si.

The PhC cavities (DA and L3 designs) fabricated onto the polished poly:Si islands are instead shown in the SEM images of Fig. 6. The poly:Si on SiO<sub>2</sub> islands are visible in Fig. 6a, as shade of a different grey compared to the bulk Si (highlighted with the white dashed lines), while the PhC cavity sets are indicated with the pink dashed arrows. High magnifications of a PhC cavity in one of those sets are shown in Fig. 6b and c, while Fig. 6d shows the microcavity imaged at a 45° angle.

The next section will discuss the numerical optimization of the poly:Si cavities and their experimentally measured optical performances.

#### Poly: Si photonic crystal cavities numerical optimization

The PhC cavities fabricated on the poly:Si islands have been simulated and optimised for the final poly:Si layer thickness range from 240 to 270 nm (obtained after the CMP processing) via Finite-Difference Time-Domain (FDTD) method with the Ansys-Lumerical software. Hole diameter (d) and lattice period (a) parameters of the 2D photonic crystal cavity design have been optimized for the thickness values of 240, 250, 260, 270 and 280 nm, in order to have designs with high optical performances spanning all the experimental layer thickness range. DA and L3 2D PhC cavity designs have been chosen for the numerical simulations. The central cavity holes shift of the fabricated devices have been optimised to achieve relatively high Q-factor while maintaining a good portion of light coupling in and out of the PhC cavity along its normal direction, as in the far field optimization



**Figure 4.** Fabrication workflow of the poly:Si on SiO<sub>2</sub> islands nested into bulk Si wafers: (**a**) a hard mask of  $Si_3N_4$  is deposited and a Deep-UV lithographic step is used to expose rectangles to be used as islands, (**b**) plasma etch of the hard mask and bulk Si, (**c**) PECVD of SiO<sub>2</sub>, (**d**) planarization of the SiO<sub>2</sub>, (**e**) low temperature PECVD of the a:Si, (**f**) laser annealing into poly:Si, (**g**) CMP of the poly:Si, (**h**) Electron-Beam Lithography of the PhC cavities and (**i**) their dry etch.

Wafer	S1	\$2	\$3	S4	\$5	<b>S6</b>	\$7
CMP Process P1: VP5000/FSL1531	135 s	130 s	45 s + 90 s	129 s	135 s	135 s	160 s
CMP Process P3: IK2010H/PL6116	-	-	-	60 s	30 s	-	-
Thickness (Max)	273 nm	234 nm	244 nm	237 nm	246 nm	223 nm	221 nm
Thickness (Min)	264 nm	217 nm	228 nm	232 nm	217 nm	200 nm	200 nm
Thickness (Range)	8 nm	17 nm	16 nm	15 nm	20 nm	23 nm	21 nm
Poly:Si Uniformity	35 nm	14 nm	15 nm	14 nm	15 nm	15 nm	15 nm
Roughness (R <sub>a</sub> )	0.185 nm	0.154 nm	0.144 nm	0.132 nm	0.128 nm	0.133 nm	0.131 nm
RMS (R <sub>q</sub> )	0.084 nm	0.071 nm	0.070 nm	0.064 nm	0.063 nm	0.064 nm	0.062 nm

**Table 1.** CMP process times and final poly:Si surface properties. S1, S2, S3, S4, S5, S6 and S7 represent the seven different wafers processed with the different CMP regimes.

investigated in<sup>22</sup>. Despite intrinsically lowering their Q-factors, the far field optimisation is required for these cavities in order to measure their response without the need of waveguides connected to them.

In order to accurately simulate the fabricated poly-Si material, the refraction and absorption optical constants n and k (refractive index and extinction coefficient, respectively) of the polished poly:Si wafers have been measured through optical ellipsometry (J.A. Wollam ellipsometer) over a broad range of wavelengths, from 600



**Figure 5.** SEM images of: (a) deposited SiO2 in the bulk Si trenches (top view), (b) deposited SiO<sub>2</sub> (cross section), (c) deposited a:Si (side view) and (d) annealed a:Si into poly:Si (cross section).

to 1600 nm, and the measured values have been imported into the Lumerical material archive, in order to take absorption losses into account for the calculations. The measured ellipsometry data of the poly:Si is shown in Fig. 7, in the range of interest (from 1500 to 1600 nm).

Due to the PhC hexagonal lattice, Lumerical simulations have all been performed with a mesh size of dx = a/25 and  $dy = a(\sqrt{3}/2)/25$  and dz = t/10, with *t* representing the poly:Si thickness, in order to have an integer number of cells along each axis.

The calculated optical modes confined in a 270 nm thick poly:Si DA cavity are shown in Fig. 8, in which a colormap of the electric field intensity of the cavity modes is plotted in the xy plane. In the different panels of the figure the fundamental mode (Mode 1) is exhibiting the typical shape with a single intensity peak and no lobe, while the higher order modes (Mode 2, 3 and 4) are showing increasing number of peaks depending on their increasing mode order. Mode 1, 2, 3 and 4 exhibited simulated Q-factors of 5.2·10<sup>6</sup> at 1578.35 nm, 3.1·10<sup>5</sup> at 1559.63 nm, 1.7·10<sup>4</sup> at 1568.90 nm and 6.1·10<sup>3</sup> at 1530.41 nm.

The simulations were repeated for L3 type PhC cavities for the different deposited Silicon thicknesses and Fig. 9 shows the first confined optical modes in such a cavity with 270 nm thickness. The fundamental mode (Mode 1) has a calculated Q-factor of  $5.2 \cdot 10^5$  at 1538.08 nm while the higher order mode (Mode 2) a calculated Q-factor of  $4.1 \cdot 10^4$  at 1539.43 nm.

#### Measurement of the fabricated PhC cavities on poly:Si

The far-field optimized dispersion adapted (DA)<sup>34</sup> and L3 PhC cavities patterned on the polished poly:Si on SiO<sub>2</sub> islands nested into the bulk Si wafers through mean of EBL and Dry Etching have been optically characterized through Resonant Scattering technique<sup>35</sup> and the results are summarised in Fig. 10.

Figure 9a depicts the measured optical spectrum of an L3 PhC cavity patterned on a polished 270 nm thick poly:Si island, in which the confined optical modes manifest as intensity peaks spiking out of the source base-line signal as expected with Resonant Scattering technique. A close-up of the measured fundamental mode is shown in Fig. 9b and fitted with a Lorentzian curve with a FWHM of 0.216 nm and peak central wavelength of 1548.31 nm, which leads to a measured Q-factor of 7141. The plot of measured Q-factors of the same L3 PhC cavity design with increasing lattice constant (*a*) is shown in Fig. 9c, in which the lattice constant increases with a step of 2 nm. All the measured Q-factors fall in the range  $10^3 - 10^4$  In Fig. 9d, the measured resonance wavelengths of the different cavity modes of the L3 PhC cavity design are plotted against increasing lattice constant (parameter swept with a 2 nm increment in the fabricated devices), showing a very linear behaviour for all the



**Figure 6.** SEM images of the PhC cavities patterned on the deposited poly:Si islands at different magnifications: (a) 28x, the PhCs are highlighted by the pink ellipses and dashed arrows and the poly:Si islands are delimited by the white dashed lines, (b) Far Field optimized L3 PhC cavity at 9740x, (c) same cavity at 25000x, with SEM measurements of hole radius and PhC periodicity and (d) PhC cavity imaged at 45°.



**Figure 7.** Plot of the real (n) and imaginary (k) refractive index parts of a polished poly:Si wafer against wavelength, measured with the ellipsometer and fitted with a Cauchy model.

.....

measured optical modes and leading to the possibility of a fairly accurate control of the resonance wavelength through lithographic tuning.

These results demonstrate the possibility to have relatively high-quality optical resonators patterned onto 3D integrated island of poly:Si on SiO<sub>2</sub> embedded on bulk Si wafers for next generation optical interconnects. The photonic crystal resonator located in the silicon islanded may be connected to other components via a wave-guiding layer position vertically above. A variety of components have been demonstrated in vertically coupled



**Figure 8.** Electric field intensity plot in the xy plane of the first four optical modes confined in a 270 nm thick poly:Si DA PhC cavity. (a) Mode 1 (the fundamental mode) and higher order modes (b) Mode 2, (c) Mode 3 and (d) Mode 4.



**Figure 9.** Electric field intensity plot in the xy plane of the first four optical modes confined in a 270 nm thick poly:Si L3 PhC cavity. (**a**) Mode 1 (the fundamental mode) and (**b**) higher order mode (Mode 2).





configuration such as photodetectors<sup>36</sup> modulators<sup>37</sup> and lasers<sup>32</sup>. Such a configuration is ideally suited to this application as the interconnecting waveguides do not reduce the area available for transistors.

The processing steps used in this work are all standard process in CMOS (e.g., shallow trench isolation can provide the  $SiO_2$  layer). Following the fabrication of polysilicon islands, CMOS processes can be used to fabrication electronic components and the subsequent layers. Our approach is fully CMOS compatible as subsequent CMOS steps will have no effect on the "photonic islands" This approach thus provides frontend integration of electronics and photonics with minimal disruption to the process flow.

#### Conclusions

In this work, the development of a fabrication process for the optimization of optical performances of deposited poly:Si is presented through means of Chemical–Mechanical Planarization and Laser Annealing, achieving surface roughness values in the sub-nanometre scale. Fabrication of thin poly:Si on 2  $\mu$ m thick SiO<sub>2</sub> islands is achieved on bulk Si wafers, which could operate as photonic layers integrated on the bulk Si electronic layer in photonic-electronic integrated architectures. Moreover, relatively high-Q optical resonators in the form of 2D PhC cavities (DA and L3 designs) have been developed for such poly:Si islands and their optical performances have been measured, with Q-factor values very compatible with the requirements for operation as wavelength selective resonant mirrors in external cavity lasers. This unlocks the possibility to employ deposited poly:Si optical resonators in novel 3D integrated photonic-electronic components for next generation optical interconnects.

#### Data availability

The datasets used and/or analysed during the current study available from the corresponding author on reasonable request. The authors declare no conflict of interest.

Received: 9 February 2022; Accepted: 29 September 2022 Published online: 12 October 2022

#### References

- 1. International Roadmap For Devices and Systems 2017 Edition-More Moore, ITRS (2019).
- 2. Cutress, I. IBM creates first 2nm chip. www.anandtech.com (retrieved on 6th May 2021).
- Samavedam, S. B., Ryckaert, J., Beyne, E., Ronse, K., Horiguchi, N., Tokei, Z., Radu, I., Bardon, M. G., Na, M. H., Spessot, A., Biesemans, S. Future logic scaling: towards atomic channels and deconstructed chips 1.1.1–1.1.10 *IEEE Int. Electron Devices Meet.* (IEDM), (2020).
- 4. International roadmap for devices and systems 2014 Edition-2.0 FT Whitepaper, System Integration R1, ITRS (2014)
- Narasimha, A. *et al.* A fully integrated 4 X 10-Gb/s DWDM optoelectronic transceiver implemented in a standard 0.13 μm CMOS SOI technology. *IEEE J. Solid State Circuits* 42(12), 2736–2744 (2007).
- 6. Puers, R., Baldi, L., Van de Voorde, M. & Van Nooten, S. E. *Nanoelectronics: Materials, devices, applications* 1st edn. (Wiley-VCH, 2017).
- 7. Priya, A., Srivastava, N. A. & Mishra, R. "Perspective of buried oxide thickness variation on triple metal-gate (TMG) recessed-S/D FD-SOI MOSFET". *Mat. Sci. Adv. Electr. Electr. Eng.* **16**, 380–387 (2018).
- Holzwarth, C. W., Orcutt, J. S., Li, H., Popovic, M. A., Stojanovic, V., Hoyt, J. L., Ram, R. J. & Smith, H. I. Localized substrate removal technique enabling strong-confinement microphotonics in bulk Si CMOS processes. In: *Conference on lasers and electro-optics,* OSA technical digest, optical society of America (2008).
- 9. Orcutt, J. S. et al. Nanophotonic integration in state-of-the-art CMOS foundries. Opt. Express 19, 2335-2346 (2011).
- 10. Mehta, K. K. et al. High-Q CMOS-integrated photonic crystal microcavity devices. Sci. Rep. 4, 4077 (2014).
- Sherwood-Droz, N., Gondarenko, A. & Lipson, M. Oxidized silicon-on-insulator (OxSOI) from bulk silicon: A new photonic platform. Opt. Express 18, 5785–5790 (2010).
- 12. Sridaran, S. & Bhave, S. A. Nanophotonic devices on thin buried oxide silicon-on-insulator substrates. *Opt. Express* 18, 3850–3857 (2010).
- 13. Young, I. A. et al. Optical I/O technology for tera-scale computing. IEEE J. Solid-State Circuits 45(1), 235–248 (2010).
- 14. Pae, S., Su, T., Denton, J. & Neudeck, G. Multiple layers of silicon-on-insulator islands fabrication by selective epitaxial growth. *IEEE Electron Device Lett.* **20**, 194–196 (1999).
- 15. Ogura, A. Method of fabricating SOI substrate.1 U.S. Patent 5,888,297, Issue date: Mar 30 (1999).
- 16. Bajor G et al. Using a rapid thermal process for manufacturing a wafer bonded SOI semiconductor. U.S. Patent 4,771,016 Issue date: Sep 13, (1988)
- Preston, K., Schmidt, B. & Lipson, M. Polysilicon photonic resonators for large-scale 3D integration of optical networks. *Optic. Express.* 15, 17283–17290 (2008).
- Biberman, A. *et al.* Photonic network-on-chip architectures using multilayer deposited silicon materials for high-performance chip multiprocessors. ACM J. Emerg. Technol Comput. Syst. 7, 1–25 (2011).
- 19. Foresi, J. S. et al. Losses in polycrystalline silicon waveguides. Appl. Phys. Lett. 68, 2052 (1996).
- 20. Liao, Ling *et al.* Optical transmission losses in polycrystalline silicon strip waveguides: Effects of waveguide dimensions, thermal treatment, hydrogen passivation, and wavelength. *J. Electr. Mat.* **29**, 1380–1386 (2001).
- 21. Orcutt, J. S. *et al.* Low-loss polysilicon waveguides fabricated in an emulated high–volume electronics process. *Optic. Express* **20**, 7243–7254 (2012).
- Zhu, S. *et al.* Propagation losses in undoped and n-doped polycrystalline silicon wire waveguides. *Optic. Express.* 17, 20891–20899 (2009).
- Kuyken, B. *et al.* Nonlinear properties of and nonlinear processing in hydrogenated amorphous silicon waveguides. *Optic. Express.* 19, B146–B153 (2011).
- Kaneko, K., Inoue, N., Saito, S., Furutake N. & Hayashi, Y. In: A novel BEOL transistor (BETr) with InGaZnO embedded in Cuinterconnects for on-chip high voltage I/Os in standard CMOS LSIs 120–121 Symposium on VLSI Technology, (2011)
- 25. Tong, Q.-Y. & Gösele, U. Semiconductor wafer bonding: Science and technology (Wiley-Interscience, 1998).
- Foresi, J. S., Black, M. R., Agarwal, A. M. & Kimerling, L. C. Losses in polycrystalline silicon waveguides. Appl. Phys. Lett. 68, 2052 (1996).
- Martinez-Jimenez, G. et al. Photonic micro-structures produced by selective etching of laser-crystallized amorphous silicon. Opt. Mater. Express 9, 2573–2581 (2019).
- 28. Aktas, O. *et al.* Nonlinear properties of laser-processed polycrystalline silicon waveguides for integrated photonics. *Opt. Express* 28, 29192–29201 (2020).
- 29. Godbole, V. P. & Chaudari, S. M. Laser annealing of silicon. Bul. Mater. Sci. 11, 97-108 (1988).
- 30. Gluschenkov, O. & Jagannathan, H. Laser annealing in CMOS manufacturing. ECS Trans. 85, 11 (2018).
- Liles, A. A., Debnath, K. & O'Faolain, L. Lithographic wavelength control of an external cavity laser with a silicon photonic crystal cavity-based resonant reflector. Opt. Lett. 41, 894–897 (2016).
- 32. Iadanza, S., Devarapu, C., Liles, A., Sheehan, R. & O'Faoláin, L. Hybrid external cavity laser with an amorphous silicon-based photonic crystal cavity mirror. *Appl. Sci.* **10**, 240 (2020).
- 33. Iadanza, S. et al. Thermally stable hybrid cavity laser based on silicon nitride gratings. Appl. Opt. 57, E218-E223 (2018).
- Welna, K., Portalupi, S. L., Galli, M., O'Faolain, L. & Krauss, T. F. Novel dispersion-adapted photonic crystal cavity with improved disorder stability. *IEEE J. Quantum Electr.* 48(9), 1177–1183 (2012).
- Portalupi, S. L. et al. Planar photonic crystal cavities with far-field optimization for high coupling efficiency and quality factor. Opt. Express 18, 16064–16073 (2010).
- 36. Debnath, K. *et al.* Dielectric waveguide vertically coupled to all-silicon photodiodes operating at telecommunication wavelengths. *Appl. Phys. Lett.* **102**, 171106 (2013).
- 37. Debnath, K. et al. Cascaded modulator architecture for WDM applications. Opt. Express 20, 27420–27428 (2012).

#### Acknowledgements

The authors gratefully acknowledge the European Nanoelectronics Network (Ascent 104), EU ERC-StG 337508 DANCER, Science Foundation Ireland (SFI) (16/ERCS/3838, SFI12/RC/2276).

#### Author contributions

S.I. wrote the manuscript text, designed, fabricated and measured the poly:Si microcavities, designed the poly:Si island architecture and administered the project with L.O'F. C.D. provided the script for the poly:Si microcavity gds extraction. P.A.A. was responsible of the laser annealing and grain size engineering of the poly:Si and J-M.P. of the cross-section SEMs of the poly:Si on SiO2 islands after CMP. A.B. provided insight on the FEOL and BEOL

steps of CMOS manufacture. L.O'F. supervised the project and provided its conceptualization. L.O'F. and S.I. acquired funding. All authors reviewed the manuscript.

#### Competing interests

The authors declare no competing interests.

### Additional information

**Correspondence** and requests for materials should be addressed to S.I.

Reprints and permissions information is available at www.nature.com/reprints.

**Publisher's note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit http://creativecommons.org/licenses/by/4.0/.

© The Author(s) 2022