# scientific reports

Check for updates

# **OPEN** Simulation studies on electrical characteristics of silicon nanowire feedback field-effect transistors with interface trap charges

Yejin Yang<sup>1</sup>, Young-Soo Park<sup>2</sup>, Jaemin Son<sup>2</sup>, Kyoungah Cho<sup>2</sup> & Sangsig Kim<sup>1,2</sup>

In this study, we examine the electrical characteristics of silicon nanowire feedback field-effect transistors (FBFETs) with interface trap charges between the channel and gate oxide. The band diagram, I–V characteristics, memory window, and operation were analyzed using a commercial technology computer-aided design simulation. In an *n*-channel FBFET, the memory window narrows (widens) from 5.47 to 3.59 V (9.24 V), as the density of the positive (negative) trap charges increases. In contrast, in the p-channel FBFET, the memory window widens (narrows) from 5.38 to 7.38 V (4.18 V), as the density of the positive (negative) trap charges increases. Moreover, we investigate the difference in the output drain current based on the interface trap charges during the memory operation.


Feedback field-effect transistors (FBFETs) have attracted significant attention as promising next-generation transistors owing to their low subthreshold swing (SS), high on/off-current ratio, and low operating voltage<sup>1-6</sup>. Their operating mechanism is based on a positive feedback loop that modulates the height of the potential barriers in the channel region<sup>1-6</sup>. Most FBFET designs have complex fabrication procedures<sup>1,2</sup>, or additional gate electrodes<sup>3,5,6</sup>. Recently, single gate-all-around (GAA) FBFETs with  $p^+$ - $n^+$ -i- $n^+$  Si nanowire (SiNW) channels have been proposed to reduce complex device structures and additional gate electrodes<sup>4</sup>. These FBFETs demonstrate high performance because the GAA SiNW structure improves the gate controllability of the potential barrier height in the channel region.

Despite the advantages of the GAA SiNW structure, the downscaling of transistors raises significant problems during the device fabrication process. The influence of trap charges located within the interface has been reported by other research groups<sup>7-14</sup>. The interface trap charges (ITCs) induce device degradation with respect to the SS, on/off current ratio, and a shift in the threshold voltage ( $V_{\rm TH}$ ). Nevertheless, the variation in the electrical characteristics of GAA SiNW FBFETs caused by the presence of ITCs has not been reported. Hence, in this study, we analyze the variation in the electrical characteristics owing to the existence of ITCs between the silicon channel and gate oxide for planar 2-D single-gated FBFETs indicating cross-sectional view of a GAA SiNW structure via technology computer-aided design (TCAD) simulation. To demonstrate the effects of FBFETs with ITCs at the interface, we investigated the energy band, I-V characteristics, memory window, and operation. Moreover, during the memory operation, transient simulations are performed to show memory operation and the difference in output drain current ( $I_{DS}$ ) values by the ITC density ( $N_{it}$ ).


# **Results and discussion**

**Operating principle of the proposed FBFETs.** The operations of the *n*- and *p*-FBFETs with single-gate electrodes shown in Fig. 1 are based on the principle of the positive feedback loop in the channel regions. Figure 2 shows the energy band diagrams of the *n*- and *p*-FBFETs and the drain current  $(I_{DS})$  versus the gate voltage  $(V_{GS})$  characteristics corresponding to the energy band diagrams without the ITCs. The *n*- and *p*-FBFETs have two potential barriers in the channel regions in the off-state under  $V_{GS} = -10.0$  V and  $V_{GS} = 10.0$  V, respectively, at a drain voltage ( $V_{DS}$ ) of 2.0 V. The potential barriers in the channel region block the injection of charge carriers. As the  $V_{GS}$  positively sweeps from – 11.0 V to 2.0 V for the *n*-FBFET and negatively sweeps from 11.0 V to 0.0 V for the *p*-FBFET at a  $V_{DS}$  of 2.0 V, the potential barrier heights are lowered and charge carriers are injected

<sup>1</sup>Department of Semiconductor Systems Engineering, Korea University, Seoul, Republic of Korea. <sup>2</sup>Department of Electrical Engineering, Korea University, 145 Anam-ro, Seongbuk-gu, Seoul 02841, Republic of Korea. <sup>™</sup>email: sangsig@korea.ac.kr




**Figure 1.** Cross-sectional view of gate-all-around (GAA) (**a**) *n*- and (**b**) *p*-FBFETs including interface trap charges between channel region and gate oxide.



**Figure 2.** Energy band diagrams of *n*-FBFET (**a**) during positive sweeping and (**b**) negative sweeping of  $V_{GS}$ . (**c**)  $I_{DS} - V_{GS}$  transfer curve of *n*-FBFET at a  $V_{DS}$  of 2.0 V. Energy band diagrams of *p*-FBFET (**d**) during negative sweeping and (**e**) positive sweeping of  $V_{GS}$ . (**f**)  $I_{DS} - V_{GS}$  transfer curve of *p*-FBFET at a  $V_{DS}$  of 2.0 V.

and accumulated in the potential wells as shown in Fig. 2a and d. Consequently, the positive feedback loop is activated by eliminating the potential barriers within a short period, and the diode current rapidly increases, which corresponds to the "latch-up" phenomenon. In the  $V_{\rm GS}$  negative sweeping from 2.0 V to – 11.0 V for the *n*-FBFET and the  $V_{\rm GS}$  positive sweeping from 0.0 V to 11.0 V for the *p*-FBFET, the potential barriers are regenerated by the emission of charge carriers accumulated in the channel regions as shown in Fig. 2b and e. Thus, the positive feedback loop is eliminated by regenerating the potential barriers and the diode current rapidly decreases, which corresponds to the "latch-down" phenomenon. Figure 2c and f show the  $I_{\rm DS} - V_{\rm GS}$  transfer curve depicting the latch-up/down phenomena and on/off state under different three gate voltages. These voltage differences between the latch-up voltage ( $V_{\rm Latch-up}$ ) and latch-down voltage ( $V_{\rm Latch-down}$ ) are defined as the memory window for memory operations<sup>15</sup>. In the following sections, we analyze how the presence of ITCs affects the positive feedback mechanisms on the *n*- and *p*-FBFETs.

**Effect of the ITCs.** This section shows the DC characteristics for different values of  $N_{it}$  located at the interface of the *n*- and *p*-FBFETs. We analyzed the variation in electrical characteristics within the channel region by varying  $N_{it}$  from  $\pm 1 \times 10^{11}$  cm<sup>-2</sup> to  $\pm 5 \times 10^{11}$  cm<sup>-2</sup>. Figure 3a and b show the energy band diagrams of *n*- and *p*-FBFETs under the no-bias condition ( $V_{DS} = V_{GS} = 0$  V). The presence of negative ITCs at the interface increases the potential energy of the channel region, whereas the presence of positive ITCs decreases the potential energy



**Figure 3.** Energy band diagrams of (**a**) *n*- and (**b**) *p*-FBFETs at  $V_{GS} = V_{DS} = 0.0$  V. Enlarged view of potential energy of (**c**) *n*- and (**d**) *p*-FBFETs in gated region. (**e**) Hole concentration for *n*-FBFET and (**f**) electron concentration for *p*-FBFET of gated channel region, respectively. Electron and hole mobility as a function of  $N_{it}$  for (**g**) *n*- and (**h**) *p*-FBFETs.

of the channel region. Figure 3c and d show the potential energy differences based on the ITCs in the gated channel region. The reason for potential energy variation of the ITCs is the Coulomb interaction, in which ITCs attract opposite polarity charges<sup>16,17</sup>. Therefore, as  $N_{\rm it}$  increases from 0 to  $-5 \times 10^{11}$  cm<sup>-2</sup>, the potential barrier height of the *n*-FBFET increases, whereas the potential barrier height of the *p*-FBFET decreases. As  $N_{\rm it}$  increases from 0 to  $+5 \times 10^{11}$  cm<sup>-2</sup>, the potential barrier height of the *p*-FBFET decreases, whereas the potential barrier height of the *p*-FBFET decreases.

To confirm the Coulomb interaction in which opposite polarity charges are induced by the ITCs at the interface, Fig. 3e and f show the hole and electron concentrations of the gated channel region in the *n*- and *p*-FBFETs, respectively; when increasing from  $N_{it} = 0 \text{ cm}^{-2}$  to  $N_{it} = -5 \times 10^{11} \text{ cm}^{-2}$  in the *n*-FBFET, the hole concentration increases from  $9.25 \times 10^{15} \text{ cm}^{-3}$  to  $1.95 \times 10^{16} \text{ cm}^{-3}$ , whereas in the *p*-FBFET, the electron concentration decreases from  $5.39 \times 10^3 \text{ cm}^{-3}$  to  $2.72 \times 10^3 \text{ cm}^{-3}$ . When increasing from  $N_{it} = 0 \text{ cm}^{-2}$  to  $N_{it} = +5 \times 10^{11} \text{ cm}^{-2}$  in the *n*-FBFET, the hole concentration decreases from  $9.25 \times 10^{15}$  cm<sup>-3</sup> to  $4.30 \times 10^{15}$  cm<sup>-3</sup>, whereas in the *p*-FBFET, the electron concentration increases from  $5.39 \times 10^3$  cm<sup>-3</sup> to  $10.86 \times 10^3$  cm<sup>-3</sup>. Consequently, the ITCs present in the interface attract opposite polarity charges to the interface owing to the Coulomb interaction.

As mentioned above, the variations of the potential barrier height and carrier concentration based on the ITCs lead to the change in the charge carrier mobility. The higher potential barrier height prevents the injection of charge carriers in the potential well more effectively, and the carrier mobilities are degraded. On the contrary, the lower potential barrier height injects charge carriers more easily in the potential well, and the carrier mobilities are enhanced<sup>18</sup>. The electron mobility, hole mobility, and electric field variations under equilibrium state, off-state, and on-state condition are described in Supplementary Sect. 1. Figure 3g and h show the electron and hole mobility ( $\mu_e$  and  $\mu_h$ ) variation only based on the ITCs in the *n*- and *p*-FBFETs under equilibrium conditions ( $V_{\rm DS} = V_{\rm GS} = 0.0$  V), respectively. As the  $N_{\rm it}$  increases to  $+5 \times 10^{11}$  cm<sup>-2</sup> with the lightly doped gated channel regions ( $2 \times 10^{15}$  cm<sup>-3</sup>),  $\mu_{\rm e}$  ( $\mu_{\rm h}$ ) is enhanced to 808.83 cm<sup>2</sup>/V·s (216.29 cm<sup>2</sup>/V·s) in the *n*-FBFET, whereas  $\mu_{\rm e}$  ( $\mu_{\rm h}$ ) is degraded to 885.87 cm<sup>2</sup>/V s (248.49 cm<sup>2</sup>/V s) in the *p*-FBFET. The mobility variation by the ITCs affects the injection and accumulation of charge carriers in the channel region and shifts the  $V_{\text{Latch-up/-down}}$  that generates (or eliminates) the positive feedback loop. The enhanced carrier mobility owing to the higher potential barrier height generates (or eliminates) the positive feedback loop under voltage with a lower absolute value. Thus, the memory windows decrease with  $V_{\text{Latch-up}}$  and  $V_{\text{Latch-down}}$  shifts during the positive and negative sweeping of  $V_{\text{GS}}$ . Conversely, the degraded carrier mobility owing to to the lower potential barrier height generates (or eliminates) the positive feedback loop under voltage with a higher absolute value. Therefore, memory windows increase during positive and negative sweeping of  $V_{GS}$ . Although there is the different change between the mobility and memory window, it is notable that the carrier mobility change is consistent with the memory window change. The enhanced (or degraded) carrier mobility based on the ITCs affects the memory window width, and the memory windows are explained in next section through the DC transfer curve shown in Fig. 4a and e.


**Electrical characteristics variation by the ITCs.** Figure 4 shows the DC transfer characteristics of the proposed FBFETs with positive and negative ITCs. Figure 4a shows the  $I_{DS} - V_{GS}$  transfer curves of the *n*-FBFET at a  $V_{DS}$  of 2.0 V. As the positive ITCs increase from  $N_{it} = 0 \text{ cm}^{-2}$  to  $N_{it} = +5 \times 10^{11} \text{ cm}^{-2}$ , for the  $V_{GS}$  positive sweeping from – 12.0 V to 1.0 V, the  $V_{\text{Latch-up}}$  is slightly shifted to the left. Specific  $V_{\text{Latch-up}}$  values corresponding to + 1 × 10<sup>11</sup> cm<sup>-2</sup>, + 3 × 10<sup>11</sup> cm<sup>-2</sup>, and +5 × 10<sup>11</sup> cm<sup>-2</sup> are 0.21 V, 0.19 V, and 0.17 V, respectively. For the  $V_{GS}$  negative sweeping from 1.0 V to – 12.0 V, the  $V_{\text{Latch-down}}$  is shifted to the right. Accordingly, the memory window decreases from 5.47 V to 3.59 V. On the contrary, as the negative ITCs increase from  $N_{it} = 0 \text{ cm}^{-2}$  to  $N_{it} = -5 \times 10^{11} \text{ cm}^{-2}$ , for the  $V_{GS}$  positive sweeping, the  $V_{\text{Latch-up}}$  is slightly shifted to the right. Specific  $V_{\text{Latch-up}}$  values corresponding to – 1 × 10<sup>11</sup> cm<sup>-2</sup>, – 3 × 10<sup>11</sup> cm<sup>-2</sup>, and – 5 × 10<sup>11</sup> cm<sup>-2</sup> are 0.23 V, 0.25 V, and 0.27 V, respectively. For the  $V_{GS}$  negative sweeping, the  $V_{\text{Latch-up}}$  are 0.23 V, 0.25 V, and 0.27 V, respectively. For the  $V_{GS}$  negative sweeping, the  $V_{\text{Latch-up}}$  and  $V_{\text{Latch-down}}$  shifted by the ITCs in the *n*-FBFET. The enlarged  $V_{\text{Latch-up}}$  of the transfer curves is shown in Supplementary Sect. 2. Consequently, the memory windows of the *n*-FBFET narrow as the positive ITCs increase.

Figure 4c shows the energy band diagram under the  $V_{\rm GS}$  negative sweeping at  $V_{\rm DS}$  = 2.0 V and  $V_{\rm GS}$  = -1.0 V in the *n*-FBFET. This indicates that the potential barrier heights are varied by the ITCs when the same voltages are applied. A higher potential barrier height implies that the positive feedback loop is eliminated by the gate voltage with a lower absolute value<sup>3,4,6</sup>. The differences in the potential barrier height based on the ITCs in Fig. 4d demonstrate the tendencies of  $V_{\rm Latch-down}$  during negative sweeping in Fig. 4a.

Figure 4e shows the  $I_{DS} - V_{GS}$  transfer curves of the *p*-FBFET at a  $V_{DS}$  of 2.0 V. As the positive ITCs increase from  $N_{it} = 0 \text{ cm}^{-2}$  to  $N_{it} = +5 \times 10^{11} \text{ cm}^{-2}$ , for the  $V_{GS}$  negative sweeping from 12.0 V to 1.0 V, the  $V_{\text{Latch-up}}$  is slightly shifted to the left. Specific  $V_{\text{Latch-up}}$  values corresponding to  $+ 1 \times 10^{11} \text{ cm}^{-2}$ ,  $+ 3 \times 10^{11} \text{ cm}^{-2}$ , and  $+ 5 \times 10^{11} \text{ cm}^{-2}$  are 2.55 V, 2.53 V, and 2.52 V, respectively. For the  $V_{GS}$  positive sweeping from 1.0 V to 12.0 V, the  $V_{\text{Latch-down}}$  is shifted to the right. Accordingly, the memory window increases from 5.38 V to 7.38 V. On the contrary, as the negative ITCs increase from  $N_{it} = 0 \text{ cm}^{-2}$  to  $N_{it} = -5 \times 10^{11} \text{ cm}^{-2}$ , for the  $V_{GS}$  positive sweeping, the  $V_{\text{Latch-up}}$  is slightly shifted to the right. Specific  $V_{\text{Latch-up}}$  values corresponding to  $-1 \times 10^{11} \text{ cm}^{-2}$ ,  $-3 \times 10^{11} \text{ cm}^{-2}$ , and  $-5 \times 10^{11} \text{ cm}^{-2}$  are 2.57 V, 2.58 V, and 2.59 V, respectively. For the  $V_{GS}$  negative sweeping, the  $V_{\text{Latch-up}}$  is slightly shifted to the right. Specific  $V_{\text{Latch-up}}$  values corresponding to  $-1 \times 10^{11} \text{ cm}^{-2}$ ,  $-3 \times 10^{11} \text{ cm}^{-2}$ , and  $-5 \times 10^{11} \text{ cm}^{-2}$  are 2.57 V, 2.58 V, and 2.59 V, respectively. For the  $V_{GS}$  negative sweeping, the  $V_{\text{Latch-down}}$  is shifted to the left. Accordingly, the memory window decreases from 5.38 V to 4.18 V. Figure 4f shows the values of the  $V_{\text{Latch-up}}$  and  $V_{\text{Latch-down}}$  shifted by the ITCs in the *p*-FBFET. Consequently, the memory windows of the *p*-FBFET widened as the positive ITCs increased, whereas the memory windows narrowed as the negative ITCs increased.


Figure 4g shows the energy band diagram under the  $V_{GS}$  positive sweeping at  $V_{DS}$  = 2.0 V and  $V_{GS}$  = 5.0 V in the *p*-FBFET. The potential barrier height increased in the presence of negative ITCs, whereas the potential barrier height decreased in the presence of positive ITCs at the interface. The differences in the potential barrier height based on the ITCs in Fig. 4h demonstrate the tendencies of  $V_{\text{Latch-down}}$  during positive sweeping in Fig. 4e. Using the results of these memory window variations by the ITCs at the interface, we analyze the memory operation characteristics based on the ITCs<sup>19</sup>.

Figure 5a and b show the timing diagrams for the memory operation of *n*- and *p*-FBFETs, including the positive and negative ITCs. We performed the order of write, hold, and read operations. The operation voltages are determined based on the memory window in Fig. 4a and e (for more details of the operation voltages, see Supplementary Sect. 3). Each of the  $V_{\rm DS}$  and  $V_{\rm GS}$  pulses has a time width of 10 ms. For the write '1' operation with  $V_{\rm DS}$  = 2.0 V and  $V_{\rm GS}$  = 2.0 V in the *n*-FBFET and  $V_{\rm DS}$  = 2.0 V and  $V_{\rm GS}$  = 0.0 V in the *p*-FBFET, the positive feedback loop is generated in the channel region. The  $I_{\rm DS}$  reaches approximately 2.48 mA and 2.86 mA with little difference based on the ITCs, respectively. For the hold '1' operation with  $V_{\rm DS}$  = 1.0 V and  $V_{\rm GS}$  = 0.0 V in the *n*-FBFET and  $V_{\rm DS}$  = 0.7 V and  $V_{\rm GS}$  = 3.0 V in the *p*-FBFET, charge carriers are accumulated in the channel region



**Figure 4.**  $I_{DS} - V_{GS}$  transfer curve based on different  $N_{it}$  of (**a**) *n*- and (**e**) *p*-FBFETs. Visual graph on  $V_{Latch-up}$  and  $V_{Latch-down}$  variation in different  $N_{it}$  for (**b**) *n*- and (**f**) *p*-FBFETs. Energy band diagrams of (**c**) *n*-FBFET under negative sweep and (**g**) *p*-FBFET under positive sweep. Enlarged view of potential energy of (**d**) *n*-FBFET under negative sweep and (**h**) *p*-FBFETs under positive sweep in gated region.

while the voltages are applied. For the read '1' operation with  $V_{\rm DS} = 2.0$  V and  $V_{\rm GS} = -1.0$  V in the *n*-FBFET and  $V_{\rm DS} = 2.0$  V and  $V_{\rm GS} = 3.0$  V in the *p*-FBFET, lowered potential barrier by injection and accumulation of charge carriers generate the positive feedback loop. The write '0' operation performs recombination of accumulated charge carriers in the channel region by applying  $V_{\rm DS} = -1.0$  V and  $V_{\rm GS} = 2.0$  V in the *n*-FBFET and  $V_{\rm DS} = -1.0$  V and  $V_{\rm GS} = 0.0$  V in the *p*-FBFET. For the hold '0' operation with  $V_{\rm DS} = 1.0$  V and  $V_{\rm GS} = -1.0$  V in the *n*-FBFET and  $V_{\rm DS} = -1.0$  V and  $V_{\rm GS} = 0.7$  V and  $V_{\rm GS} = 3.0$  V in the *p*-FBFET, there are no accumulated charge carriers in the channel region as opposed to the hold '1' operation. When the read '0' operation is performed with  $V_{\rm DS} = 2.0$  V and  $V_{\rm GS} = -1.0$  V in the *n*-FBFET and  $V_{\rm DS} = 2.0$  V and  $V_{\rm GS} = 3.0$  V in the *p*-FBFET, there are no accumulated charge carriers in the channel region as opposed to the hold '1' operation. When the read '0' operation is performed with  $V_{\rm DS} = 2.0$  V and  $V_{\rm GS} = -1.0$  V in the *n*-FBFET and accumulation of charge carriers difficult, which eliminates the positive feedback loop. The memory operation conditions for the *n*- and *p*-FBFETs are summarized in Table 1.



**Figure 5.** Timing diagrams for memory operation of (**a**) *n*- and (**b**) *p*-FBFETs including the ITCs. Enlarged view of output  $I_{DS}$  based on different  $N_{it}$  in (**c**) *n*- and (**d**) *p*-FBFETs during read '1' operation.

Voltage	Write '1'	Write '0'	Read	Hold
n-FBFET				
$V_{\rm DS}$ (V)	2.0	-1.0	2.0	1.0
$V_{\rm GS}\left({ m V} ight)$	2.0	2.0	-1.0	- 1.0
<i>p</i> -FBFET				
$V_{\rm DS}({ m V})$	2.0	-1.0	2.0	0.7
$V_{\rm GS}\left({ m V} ight)$	0.0	0.0	3.0	3.0

Table 1. Memory operating condition of *n*- and *p*-FBFETs.

Figure 5c and d show the  $I_{\rm DS}$  values based on different  $N_{\rm it}$  at the interface of the *n*- and *p*-FBFETs, respectively, during read '1' operation. For the read '1' operation, as positive ITCs increase to  $N_{\rm it} = +5 \times 10^{11} \,\mathrm{cm}^{-2}$ , the  $I_{\rm DS}$  is lower in the *n*-FBFET, whereas the  $I_{\rm DS}$  is higher in the *p*-FBFET. In contrast, for the same operation, as negative ITCs increase to  $N_{\rm it} = -5 \times 10^{11} \,\mathrm{cm}^{-2}$ , the  $I_{\rm DS}$  level is higher in the *n*-FBFET, whereas the  $I_{\rm DS}$  is lower in the *p*-FBFET. The reason for the difference in the current values based on  $N_{\rm it}$  is that they affect the generation and elimination of the positive feedback loop. A high current value indicates that many charge carriers flow in the channel region. In addition, it indicates a low potential barrier height; thus, the memory window increases

owing to the  $\Delta V_{\text{Latch-up}}$  and  $\Delta V_{\text{Latch-down}}$ , which generate and eliminate the positive feedback loop. Conversely, a low current value indicates a high potential barrier height, hence the memory window decreases. The results correspond to the  $I_{\text{DS}} - V_{\text{GS}}$  transfer curve characteristics, as shown in Fig. 4a and e. Consequently, when negative (positive)  $N_{\text{it}}$  exists in the *n*-FBFET (the *p*-FBFET), the largest memory window has an advantage for their application to memory devices because the highest current flows under equally applied read voltage.

### Conclusion

We demonstrated the electrical characteristics of the proposed *n*- and *p*-FBFETs with ITCs at the interfaces. When the positive (negative) ITCs are present at the interfaces, the memory window width decreases (increases) from 5.47 V to 3.59 V (9.24 V) in the *n*-FBFET, whereas the memory window width increases (decreases) from 5.38 V to 7.38 V (4.18 V) in the *p*-FBFET. These memory window variations are depicted by potential barrier modulation owing to the presence of ITCs at the interface. Moreover, for read '1' operation, the  $I_{DS}$  value is low (high) in the *n*-FBFET with positive (negative) ITCs, whereas the  $I_{DS}$  is high (low) in the *p*-FBFET with positive (negative) ITCs. Our simulation results provide information for utilization of the FBFETs with not only high performance but innate ITCs in industry.

# Methods

**Device structure and simulation models.** Figure 1 shows the schematic design of the GAA SiNW *n*-channel FBFET (*n*-FBFET) and *p*-channel FBFET (*p*-FBFET) with ITCs at the Si/Al<sub>2</sub>O<sub>3</sub> interface and the cross-sectional view proposed in this study. The channel lengths ( $L_{CH}$ ) in Fig. 1a and b were 65 nm and 50 nm, respectively. The non-gated length ( $L_{NG}$ ) and gated channel length ( $L_G$ ) were 1/2  $L_{CH}$ . The  $p^+$  drain and  $n^+$  source regions were 50 nm in length. The silicon channel thickness ( $T_{Si}$ ) and gate oxide thickness ( $T_{OX}$ ) were 10 nm and 2 nm, respectively. All doping concentrations of the  $p^+$ -doped drain,  $n^+$ -doped source, and non-gated channel region were 1 × 10<sup>19</sup> cm<sup>-3</sup>. The gated channel region of the *n*-FBFET is lightly *p*-type doped (2 × 10<sup>15</sup> cm<sup>-3</sup>) and that of the *p*-FBFET is lightly *n*-type doped (2 × 10<sup>15</sup> cm<sup>-3</sup>). The work function of the gate metal is 5.0 eV.

Our simulation was performed based on the 2-D device structure of the FBFETs using a TCAD simulation (Synopsys' Sentaurus<sup>\*\*</sup>, Version O\_2018.06)<sup>20</sup>. This simulation based on 2-D structure investigates and understands the overall electrical characteristics of nanoscale single-gated FBFET based on the ITCs. The models and parameters included Shockley–Read–Hall (SRH) recombination, surface SRH model for the respective interface, Auger recombination, and Slotboom bandgap narrowing. In addition, we considered the Lombardi mobility model, high-field saturation mobility model, and doping-dependence mobility. We used the default parameter of the Sentaurus Device in our simulations. In addition, to study the variation of the electrical characteristics using the effect of the ITCs, a material interface statement is used during the simulation to define the density of interface fixed charges. Moreover, we analyzed the AA' cutline across the channel region near the interface. Different  $N_{it}$  values of  $\pm 1 \times 10^{11}$ ,  $\pm 3 \times 10^{11}$ , and  $\pm 5 \times 10^{11}$  cm<sup>-2</sup> were investigated. The  $N_{it}$  values refer to the published experimental data and are reported to be approximately  $10^{11}$  cm<sup>-2</sup> to  $10^{13}$  cm<sup>-29,13</sup>. The trap profiles followed a uniform distribution. To obtain a direct current (DC) transfer curve, we used a transient ramp. Additionally, a transient simulation was conducted to investigate the variation in memory characteristics of the ITCs.

Received: 18 May 2021; Accepted: 6 September 2021 Published online: 20 September 2021

### References

- 1. Padilla, A. *et al.* Feedback FET: A novel transistor exhibiting steep switching behavior at low bias voltages. In *Proceedings of 2008 IEEE International Electron Devices Meeting.* 15–17 (2008).
- 2. Yeung, C. W. et al. Programming characteristics of the steep turn-on/off feedback FET (FBFET). In Proceedings of 2009 Symposium on VLSI Technology. 15–17 (2009).
- 3. Jeon, Y. *et al.* Steep subthreshold swing n- and p-channel operation of bendable feedback field-effect transistors with p<sup>(+)</sup>-i-n<sup>(+)</sup> nanowires by dual-top-gate voltage modulation. *Nano Lett.* **15**, 4905–4913 (2015).
- Kim, M. *et al.* Steep switching characteristics of single-gated feedback field-effect transistors. *Nanotechnology* 28, 055205 (2017).
   Wan, J. *et al.* A systematic study of the sharp-switching Z2-FET device: From mechanism to modeling and compact memory applications. *Solid-State Electron.* 90, 2–11 (2013).
- 6. Lim, D. et al. Polarity control of carrier injection for nanowire feedback field-effect transistors. Nano Res. 12, 2509–2514 (2019).
- Kimukin, I. et al. Surface depletion thickness of p-doped silicon nanowires grown using metal-catalysed chemical vapour deposition. Nanotechnology 17, S240–S245 (2006).
- 8. Schmidt, V. et al. Influence of the Si/SiO<sub>2</sub> interface on the charge carrier density of Si nanowires. Appl. Phys. A 86, 187-191 (2006).
- 9. Cassé, M. *et al.* Spectroscopic charge pumping in Si nanowire transistors with a high-κ/metal gate. *Appl. Phys. Lett.* **96**, 123506 (2010).
- 10. Hong, B. H. *et al.* Subthreshold degradation of gate-all-around silicon nanowire field-effect transistors: Effect of interface trap charge. *IEEE Electron Device Lett.* **32**, 1179–1181 (2011).
- Madan, J. et al. Numerical simulation of N+ source pocket PIN-GAA-tunnel FET: Impact of interface trap charges and temperature. IEEE Trans. Electron Devices 64, 1482–1488 (2017).
- Kumar, N. et al. Performance assessment of the charge-plasma-based cylindrical GAA vertical nanowire TFET with impact of interface trap charges. IEEE Trans. Electron Devices 66, 4453–4460 (2019).
- Benick, J. et al. Effect of a post-deposition anneal on AL<sub>2</sub>O<sub>3</sub>/SI interface properties. In Proceedings of IEEE Photovoltaic Specialists Conference. 20–25 (2010).
- Navarro, C. et al. 3-D TCAD study of the implications of channel width and interface states on FD-SOI Z2-FETs. IEEE Trans. Electron Devices 66, 2513–2519 (2019).
- Woo, S. et al. Device design of single-gated feedback field-effect transistors to achieve latch-up behaviors with high current gains. Curr. Appl. Phys. 20, 1156–1162 (2020).

- Potbhare, S. et al. A quasi-two-dimensional depth-dependent mobility model suitable for device simulation for Coulombic scattering due to interface trapped charges. J. Appl. Phys. 100, 044516 (2006).
- 17. Schwank, J. R. et al. Radiation effects in MOS oxides. IEEE Trans. Nucl. Sci. 55, 1833-1853 (2008).
- 18. Parihar, S. M. et al. Insight into carrier lifetime impact on band-modulation devices. Solid-State Electron. 143, 41-48 (2018).
- Bawedin, M. et al. A capacitorless 1T-DRAM on SOI based on dynamic coupling and double-gate operation. IEEE Electron Device Lett. 29, 795–798 (2008).
- 20. Sentaurus Device User Guide, Synopsys, Mountain View, CA, USA, (2018).

# Acknowledgements

This research was supported in part by the Ministry of Trade, Industry & Energy (MOTIE; 10067791) and the Korea Semiconductor Research Consortium (KSRC) support program for the development of future semiconductor devices. It was also supported by a National Research Foundation of Korea (NRF) grant funded by the Korean government (MSIT; 2020R1A2C3004538), the Brain Korea 21 Plus Project of 2021 through the NRF funded by the Ministry of Science, ICT & Future Planning, and the Korea University Grant.

# Author contributions

Y.Y., Y.-S.P., J.S. and S.K. provided conceptualization and methodology. Y.Y. and K.C. verified and investigated. Y.Y. and S.K. analyzed the results and wrote the manuscript; S.K. supervised the research. All authors edited the manuscript and have given approval to the final version of the manuscript.

# **Competing interests**

The authors declare no competing interests.

# Additional information

**Supplementary Information** The online version contains supplementary material available at https://doi.org/10.1038/s41598-021-98182-7.

Correspondence and requests for materials should be addressed to S.K.

Reprints and permissions information is available at www.nature.com/reprints.

**Publisher's note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit http://creativecommons.org/licenses/by/4.0/.

© The Author(s) 2021