

OPEN

Improving Performance of Tin-Doped-Zinc-Oxide Thin-Film Transistors by Optimizing Channel Structure

Zhuofa Chen, Dedong Han*, Xing Zhang & Yi Wang

In this paper, we investigated the performance of thin-film transistors (TFTs) with different channel configurations including single-active-layer (SAL) Sn-Zn-O (TZO), dual-active-layers (DAL) In-Sn-O (ITO)/TZO, and triple-active-layers (TAL) TZO/ITO/TZO. The TAL TFTs were found to combine the advantages of SAL TFTs (a low off-state current) and DAL TFTs (a high mobility and a low threshold voltage). The proposed TAL TFTs exhibit superior electrical performance, e.g. a high on-off state current ratio of 2×10^8 , a low threshold voltage of 0.63 V, a high field effect mobility of $128.6 \text{ cm}^2/\text{Vs}$, and a low off-state current of 3.3 pA. The surface morphology and characteristics of the ITO and TZO films were investigated and the TZO film was found to be C-axis-aligned crystalline (CAAC). A simplified resistance model was deduced to explain the channel resistance of the proposed TFTs. At last, TAL TFTs with different channel lengths were also discussed to show the stability and the uniformity of our fabrication process. Owing to its low-processing temperature, superior electrical performance, and low cost, TFTs with the proposed TAL channel configuration are highly promising for flexible displays where the polymeric substrates are heat-sensitive and a low processing temperature is desirable.

Thin-film transistors (TFTs) has been widely applied for high-performance electronics applications such as Active Matrix Organic Light Emitting Diodes (AM-OLED). High-performance TFTs with a high mobility, a low threshold voltage, and a low swing slope can reduce the power consumption and enhance the quality of flat-panel display¹⁻⁵. Therefore, various studies has be carried out to improve the electrical performance of TFTs, such as adopting different device structures⁶, using different channel materials, and optimizing the fabrication processes⁷.

TFTs fabricated by solution processing and inkjet printing have the advantage of low cost, while suffering from a low mobility and a high annealing temperature^{8,9}. TFTs based on 2-dimentional (2D) materials such as graphene and Molybdenum disulfide (MoS_2) have been widely investigated recently due to their excellent electrical properties^{10,11}. However, 2D materials-based TFTs still have some challenges in large-scale fabrication of high quality devices, not compatible with modern Silicon-based microelectronic technologies. Zinc-oxide (ZnO) based TFTs have attracted considerable attention for their superior electrical and optical properties since last decade^{2,3,12-14}. Among ZnO-based multicomponent oxide TFTs, In-Ga-Zn-O, Al-Zn-O, In-Zn-O, Zn-In-Sn-O TFTs had been proved to be attractive alternatives to conventional silicon-based TFTs in AMOLED due to their high mobility, low threshold voltage, fully transparency, and large-area applications¹⁵⁻²¹. While most of these work required a high processing or annealing temperature (above 300 °C). These thermal processes increase the manufacturing cost and limits their application in flexible display where a low processing temperature (<100 °C) is desirable^{15,22,23}. Thus, alternative ZnO-based TFTs fabricated at a low temperature still need to be investigated. Sn-doped ZnO (TZO) has the advantages of high mobility and low temperature processing compatibility^{24,25}. While the research of TZO TFTs received less attention and the device performance presented is undesirable. High-performance TZO TFTs fabricated at a low temperature are still of interest. Therefore, the goal of our research is to realize high-performance TZO TFTs at a low temperature.

The idea of adopting multi-stacked active-layer structures to improve the performance of TFTs has been previously investigated²⁶⁻³⁰. TFTs with $\text{LaTiO}_3/\text{SrTiO}_3$ heterostructure and ZnO-based $\text{ZnO}/\text{Zn}_{1-x}\text{Mg}_x\text{O}$ heterostructure has been proved to exhibit a higher mobility than TFTs with conventional thin films and bulk materials^{29,31,32}. Multi-stacked channel structures were also adopted in solution processed TFTs to improve the mobility of

Institute of Microelectronics, Peking University, Beijing, 100871, China. *email: handedong@pku.edu.cn




Figure 1. (a) Schematic illustration of the device structure. An inverted staggered structure was adopted in this research. The channel layer and the dielectric layer are patterned using the same mask. (b) An optical photo (top view) of a representative device in this paper.




Figure 2. Fabrication process of the TFTs with three different channel configurations: channel type 1 (SAL), channel type 2 (DAL), and channel type 3 (TAL). The devices were fabricated from step 1 to step 4, successively.

devices^{26,27}. However, a systematic work to probe the performance of TZO TFTs with multi-stacked active-layer structure at a low processing temperature is still lacking. Previously, we reported improving the performance of TZO TFTs with various strategies such as adding oxygen during the deposition of TZO layers^{33,34}, adopting DAL ITO/TZO TFTs^{35,36}, and adjusting the thickness of the ITO/TZO active layer³⁷. We demonstrated that TZO TFTs are promising switching devices for flat-panel applications. The DAL TFTs can effectively improve the mobility and reduce the threshold voltage. However, the DAL TFTs have a high off-state current due to the high carrier density in the ITO layer, leading to a higher power consumption. Therefore, we aim to optimize the channel structure of TFTs to reduce the off-state current and improve the on-off current ratio.

In this paper, we compared the performance of TFTs with different channel structures and demonstrated that high-performance TZO TFTs can be realized at a low temperature (80 °C) by adopting TAL stack for TFTs. Compared to TFTs with SAL or DAL channel configuration, the proposed TAL TZO/ITO/TZO TFTs exhibit a higher mobility and a lower threshold voltage. The quality of the TZO film and ITO films were characterized by AFM, SEM, and XRD. The stability and uniformity of our fabrication process is confirmed by the consistent performance of TAL TFTs with different channel lengths. A physical mechanism for the electrical improvement is also deduced. The proposed TAL TFTs are promising in various applications due to the superior performance, low-processing temperature, and low cost.

Results

Device structure and fabrication process. A schematic of the device structure is shown in Fig. 1a. A bottom-gate TFT was fabricated on a glass substrate by standard photolithography and lift-off techniques, without any intentional substrate-heating process. All procedures were carried out below 80 °C. A top-view optical image of a representative device is shown in Fig. 1b. The device was fabricated using a 3 photo-masks process, as shown in Fig. 2. The detailed fabrication procedures are described in methods.

Electrical measurements. Figure 3a–c shows schematics of three different channel configurations: SAL, DAL, and TAL. Figure 3d shows the representative transfer curves of TFTs with three different channel




Figure 3. Schematic of (a) TZO single-active layer, (b) ITO/TZO dual-active layers, (c) TZO/ITO/TZO triple-active layers. (d) Representative transfer curves of TFTs with the three different channel configurations.

configurations: TZO/ITO/TZO (TAL), ITO/TZO (DAL), and TZO (SAL). All the devices have the same channel dimension with a channel aspect ratio of $100 \mu\text{m}/20 \mu\text{m}$. The drain to source voltage was biased from -4V to 10V . The transport measurements were carried out under ambient condition at room temperature. Figure 3d shows that the TAL TFTs have the best performance with a high on-off state current ratio ($I_{\text{on}}/I_{\text{off}}$) of $\sim 2 \times 10^8$ and a low V_{th} of $\sim 0.6\text{V}$. Moreover, TAL TFTs has a high μ_{FET} of $128.6 \text{ cm}^2/\text{Vs}$ and a low I_{off} of 3.3 pA . The Swing Slope (SS) was calculated by the Eq. (1), while V_{th} and μ_{FET} were extracted by the Eq. (2). C_{ox} of $2.6 \times 10^8 \text{ F/cm}^2$ was extracted from C-V curve of 100 KHz ³⁸.

$$SS = \frac{\partial V_{\text{GS}}}{\partial (\log I_{\text{DS}})} \Big|_{V_{\text{DS}}=\text{con}} \quad (1)$$

$$I_{\text{DS}} = \frac{W}{2L} \mu_{\text{FET}} C_{\text{ox}} (V_{\text{G}} - V_{\text{th}}) V_{\text{DS}} \quad (2)$$

Figure 4 compares the electrical properties of TFTs with three different channel configurations. Figure 4a compares the μ_{FET} of the devices. We can see that comparing to SAL TZO TFTs, the TFTs with TAL and DAL channel configurations have a much higher μ_{FET} (roughly 5 times higher). This high mobility is due to the good conductivity of the ITO layer in the channel³⁹. Figure 4b compares the $I_{\text{on}}/I_{\text{off}}$ and V_{th} and shows that the TAL TFTs have the lowest V_{th} and the highest $I_{\text{on}}/I_{\text{off}}$. The DAL TFTs and SAL TFTs has similar $I_{\text{on}}/I_{\text{off}}$. After adding the ITO layer, both the I_{on} and I_{off} of the DAL TFTs are increased. Compared to SAL TFTs, DAL TFTs has the advantages of high μ_{FET} and low V_{th} while also suffering from a high I_{off} , which may leads to higher power consumption in applications. The TAL TFTs combine the advantages of SAL TFTs (low I_{off}) and DAL TFTs (high μ_{FET} and low V_{th}). Figure 4c shows the variation of SS due to back gate voltage in TFTs with TAL, DAL, and SAL, respectively. All the TFTs have similar values of SS ($\sim 0.3 \text{ V/dec}$). Figure 4d shows the channel resistivity of the SAL stack, DAL stack, and TAL stack, which was measured using 4-probe station. The SAL stack and TAL stack have roughly the same channel resistivity, ~ 20 times larger than that in DAL stack. This confirms the lower I_{off} in TAL and SAL TFTs while the higher I_{on} in DAL TFTs, shown in Fig. 3d. Extracted parameters were summarized in Table 1.

These electrical results are originated from the different roles of each film in the channel. As the n-channel TZO TFTs operated on enhancement mode, most of the induced carriers go either into the deep localized states in the TZO layer or into the interface states when the gate bias voltage $V_{\text{GS}} < 0\text{V}$. Only a very small fraction of electrons that are close to the front of TZO/SiO₂ interface (interface near to the gate electrode) participate in channel conduction, resulting in a low I_{off} . While as the V_{GS} increases, the channel conductivity increases rapidly due to charges accumulating in the TZO layer, yielding a suitable high I_{on} . The TZO channel controls the charge conductance to get a high $I_{\text{on}}/I_{\text{off}}$ and a suitable V_{th} . While for DAL ITO/TZO TFTs, the high mobility electron gas formed in the high density interface of the ITO/TZO heterostructure, leading to a higher mobility and I_{on} . The TZO layer provides a suitable V_{th} due to its controlling ability in the charge conductance. Compared to TZO conducting layer, the thin ITO layer of the DAL ITO/TZO channel provides a higher carrier concentration, therefore maximizing the charge accumulation and yielding a high μ_{FET} , while suffering a high off-state current⁴⁰.




Figure 4. Comparison of the electrical properties of TFTs with different channel structures. (a) field effect mobility, (b) on-off state current ratio and threshold voltage, (c) subthreshold slope, and (d) channel resistivity.

Channel stacks	Chanel width/Length	Thickness (nm)	μ_{FET} ($\text{cm}^2/\text{V}\cdot\text{s}$)	SS mV/dec.	V_{th} (V)	On-off Ratio
TZO	100/20	45	18.6	341	3.92	1.9×10^7
ITO/TZO	100/20	5/45	116.7	282	1.5	1.1×10^7
TZO/ITO/TZO	100/20	22/8/22	128.6	312	0.63	2×10^8
TZO/ITO/TZO	100/80	22/8/22	120.8	353	0.89	1.0×10^8
TZO/ITO/TZO	100/100	22/8/22	114.3	380	1.2	1.1×10^8

Table 1. Extracted parameters of the TFTs studied in this paper.

For TAL TFTs with TZO/ITO/TZO channel structure, there are three different interfaces that affect the electrical characteristics of the device: two ITO/TZO interfaces (above and below the ITO layer) in the channel stack, and the TZO/SiO₂ interface. The high-density TZO/ITO interface and the high charge density ITO layer form electron gas and account for the high mobility and high saturation current. The TZO/SiO₂ interface may not have high trap density as the swing slope in this device is low. During the turn on and off operation, less electrons are trapped in TZO/SiO₂ interface. The TZO layer has low charge density and maintain low I_{off} , thus the device has good controllability on the channel conductance.

From the resistance point of view, the ITO layer reduces the channel resistance of ITO/TZO TFTs while encapsulating the ITO layer between two TZO layers can increase the channel resistance. The schematic illustration of the three different channel configurations is shown in Fig. 5. Compared to the SAL TZO TFTs, the high carrier density in the ITO layer, leads to smaller channel layer resistance $R_{\text{ch}22}$ and $R_{\text{ch}32}$ (shown in Fig. 5b,c)⁴¹, resulting in a smaller overall resistance of ITO/TZO TFTs ($R_{\text{overall}2}$) despite small contact resistance R_{con} and $R_{\text{con}2}$. Using the Eq. (3):

$$I_{\text{off}} = \frac{V_{\text{DS}}}{R_{\text{overall}}} \quad (3)$$

While for the TAL, thinner TZO layer has lower carrier density, yielding larger channel resistances $R_{\text{ch}31}$ and $R_{\text{ch}33}$, the series resistance $R_{\text{con}3}$ also adds to $R_{\text{overall}3}$ (shown in Fig. 5(c))^{37,42}. Thus, $R_{\text{overall}3}$ is larger than the $R_{\text{overall}2}$. This can be confirmed by the resistivity shown in Fig. 4d. Therefore, the TAL TFTs have lower I_{off} than the DAL TFTs.




Figure 5. Schematic cross-sectional view of the overall resistance in (a) SAL TZO TFTs, (b) DAL ITO/TZO TFTs and (c) TAL TZO/ITO/TZO TFTs. R_{SD} is the resistance in the source and drain electrode, R_{CON} , R_{CON2} , R_{CON3} are the interface resistances between interface and R_{CH11} , R_{CH21} , R_{CH22} , R_{CH31} , R_{CH32} , R_{CH33} are the resistances in the active layers.




Figure 6. (a) Output characteristics of the TAL TFTs. (b) Representative transfer characteristics of TAL TFTs with channel length of 20 μm , 80 μm , and 100 μm .

Output characteristics and device stability. Figure 6a shows the output characteristics of the TAL TFTs. The TAL TFTs work on enhancement mode and the back-gate voltage was set from 0 V to 5 V with a step of 1 V. The drain and source voltage scans from 0 V to 12 V. The drain current is raised rapidly within 1 V between drain and source and a clear saturation region can be observed. This demonstrates the good switch controlling ability (switch from off-state to on-state rapidly) of the device. Figure 6a shows that the saturation current exceeds 300 μA at a low back-gate voltage of 5 V. This indicates good current driving ability in the TAL TFTs. However, nonlinear correlation between the V_{DS} and the I_{DS} was also observed for $V_{DS} < 1V$. This may be due to the parasitic resistance induced by trap states near source and drain regions, leading to the current crowding phenomenon. Part of the drain voltage may drop on the parasitic resistance⁴³. Due to the limitation of our setup, all the electrical characteristic measurements were performed under ambient condition. Oxygen may be adsorbed on the top of the channel and form a depletion layer. This may also lead to current crowding phenomenon. More work can be done to improve the quality of the contact interface but that's out of the scope of this paper. Moreover, later work can optimize the device structure by adding an insulating layer on top of the channel to prevent this problem.

To investigate the stability and the uniformity of our fabrication process. TAL TFTs with different channel lengths are also fabricated and measured. Figure 6b shows the representative transfer characteristics of TAL TFTs with three different channel length 20 μm , 80 μm , and 100 μm . The related parameters were extracted and shown in Table 1. All the devices have comparable mobility higher than 100 cm^2/Vs and high on-off state current ratio higher than 10^8 . This indicates our fabrication process is stable and uniform.




Figure 7. Surface characterization of the ITO and TZO films. **(a)** AFM image of the ITO film. **(b)** AFM image of the TZO film. **(c)** XRD diffraction pattern of the TZO film. **(d)** SEM micrograph of the TZO film. The scale bar for AFM images and SEM images is 200 μm .

Material surface morphology and transparency. Figure 7a,b show the AFM surface morphology of the ITO and TZO film, respectively. The RMS is 0.8 nm and 1.9 nm, respectively. The smooth surface of the ITO film indicates better conductance of the film while the TZO film has a granular surface morphology with a larger surface roughness. The X-ray diffraction in Fig. 7c has one prominent peak at 34.3° , indicating Sn atoms successfully replace Zn sites in the lattice and form C-axis-aligned crystalline (CAAC)^{44–46}. The average grain size of the TZO film is estimated to be 17.1 nm using the Scherrer formula, this can also be confirmed by the SEM image shown in Fig. 7d.

Discussion

For SAL TZO TFTs, oxygen was intentionally added during the RF sputtering process of the TZO film to reduce oxygen vacancy in the material, leading to reduction of the hole density in the channel, which can reduce the off-state current and improve the swing slope of the device³⁴. This can explain the low off-state current in SAL TZO TFTs. For the DAL ITO/TZO TFTs, ITO layer with a high carrier density was introduced to form channel layer. The high carrier density improves the mobility and the on-state current. Though the DAL ITO/TZO TFTs have superior performance including a high mobility, a low V_{th} , and a low SS, the high off-state current will lead to a high power consumption in real applications. The TAL channel configuration proposed in this paper has lower off-state current and still maintains a high mobility, can effectively solve this problem. Note that the thickness of the channel stack can also affect the performance of the devices. We have previously reported TZO TFTs and ITO/TZO TFTs with various TZO film thickness and ITO film thickness^{36,37}. The thickness of the channel layers of the SAL TFTs and DAL TFTs in this research has been optimized. Thus, we can eliminate the effect of channel thickness when comparing the performance of devices with three different channel configurations. A more systematic work on optimizing the thickness of TAL stacks can be done to further improve the performance of the TAL TFTs. But this would not affect our comparison of the three channel configurations and demonstration of the superior performance of the TAL TFTs.

Conclusions

In this paper, we compared the electrical properties of TFTs with three different channel configurations including SAL, DAL, and TAL. Compared to SAL TFTs, DAL TFTs have a higher mobility and a lower SS due to the high carrier density from the ITO layer. While DAL TFTs suffer from a high off-state current, which leads to a higher power consumption in real application. The TAL TFTs were proposed to solve this problem. The proposed TAL TFTs combine the advantages of both SAL TFTs and DAL TFTs and exhibit superior electrical performance such as a high on-off state current ratio of 2×10^8 , a low V_{th} of 0.63 V, a high μ_{FET} of $128.6 \text{ cm}^2/\text{Vs}$, and a low off-state current of 3.3 pA. Owing to its advantages of low-processing temperature and superior electrical performance, TFTs with the proposed TAL channel configuration are highly promising for oxide semiconductor TFTs.

manufacturing and have application in flexible displays where the use of heat-sensitive polymeric substrates is desirable. Thus, this investigation is very crucial for commercial applications.

Methods

Device fabrication. The fabrication procedures are described as follows: (1) A gate electrode was patterned and a 150-nm thick ITO film was deposited by radio frequency (RF) magnetron sputtering at room temperature (RT) in Ar (pressure: 1.2 Pa and power: 70 W). (2) A 150-nm thick SiO₂ was grown using plasma-enhanced chemical vapor deposition (PECVD) with a mixture of SiH₄ and N₂O (ratio 65:130) at 80 °C. (3) Channel layers were deposited by RF sputtering at room temperature in Ar/O₂ mixture (flow rate ratio 100/8) with a power of 70 W. The target adopted for sputtering was a ceramic target with a mass ratio of ZnO: SnO₂ = 97: 3. In this paper, TFTs with three different channel configurations were fabricated. (a) Single-active-layer TFTs (SAL TFTs) with single TZO layer (channel type 1 in Fig. 2), a 45-nm thick TZO was grown by RF sputtering. (b) Dual-active-layer TFTs (DAL TFTs) with ITO/TZO stack (channel type 2 in Fig. 2), a 5-nm thick ITO was first deposited and followed by depositing a 45-nm thick TZO. (c) Triple-active-layer TFTs (TAL TFTs) with TZO/ITO/TZO stack (channel type 3 in Fig. 2), 22-nm thick TZO, 5-nm ITO, and 22-nm TZO were deposited sequentially by RF sputtering. (4) After patterning the source and drain electrodes, a 150-nm thick ITO film was RF sputtered and lifted to form the source and drain electrodes.

Device measurement and materials characterizations. The surface morphology of the TZO films and ITOs films were evaluated by atomic force microscopy (AFM) and scanning electron microscope (SEM). The structure of the TZO film was analyzed by X-ray powder diffraction (XRD). The channel resistivity was obtained from four-probe station. The transport properties of the TFTs were characterized by a semiconductor parameter analyzer (Agilent 4156C). The resistivity of the stacks was measured using the 4-probe station.

Data availability

The datasets generated during and/or analyzed during the current study are available from the corresponding author on reasonable request

Received: 22 August 2019; Accepted: 30 October 2019;

Published online: 20 November 2019

References

1. Kwon, J. Y. & Jeong, J. K. Recent progress in high performance and reliable n-type transition metal oxide-based thin film transistors. *Semicond Sci Tech* **30** (2015).
2. Hoffman, R. L., Norris, B. J. & Wager, J. F. ZnO-based transparent thin-film transistors. *Appl Phys Lett* **82**, 733–735 (2003).
3. Nomura, K. *et al.* Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors. *Nature* **432**, 488–492 (2004).
4. Fortunato, E., Barquinha, P. & Martins, R. Oxide Semiconductor Thin-Film Transistors: A Review of Recent Advances. *Adv Mater* **24**, 2945–2986 (2012).
5. Kamiya, T., Nomura, K. & Hosono, H. Present status of amorphous In-Ga-Zn-O thin-film transistors. *Sci Technol Adv Mat* **11** (2010).
6. Mittal, P., Negi, Y. S. & Singh, R. K. A depth analysis for different structures of organic thin film transistors: Modeling of performance limiting issues. *Microelectron Eng* **150**, 7–18 (2016).
7. Benwadih, M., Coppard, R., Bonrad, K., Klyszcz, A. & Vuillaume, D. High Mobility Flexible Amorphous IGZO Thin-Film Transistors with a Low Thermal Budget Ultra-Violet Pulsed Light Process. *ACS Appl Mater Inter* **8**, 34513–34519 (2016).
8. Kim, M. G. *et al.* High-Performance Solution-Processed Amorphous Zinc-Indium-Tin Oxide Thin-Film Transistors. *J Am Chem Soc* **132**, 10352–10364 (2010).
9. Banger, K. K. *et al.* Low-temperature, high-performance solution-processed metal oxide thin-film transistors formed by a 'sol-gel on chip' process. *Nat Mater* **10**, 45–50 (2011).
10. Choi, M. *et al.* Flexible active-matrix organic light-emitting diode display enabled by MoS₂ thin-film transistor. *Sci Adv* **4** (2018).
11. Jeong, S. J. *et al.* Thickness scaling of atomic-layer-deposited HfO₂ films and their application to wafer-scale graphene tunneling transistors. *Sci Rep-Uk* **6** (2016).
12. Pan Shi, D. H. *et al.* P-16: The Research of Dual-Layer Channel ITO/MZO Thin Film Transistors Fabricated on Glass at Low Temperature. *SID Symposium Digest of Technical Papers* **46**, 1176–1179 (2015).
13. Jing Wu, D. H. *et al.* P-15: High-Performance Fully Transparent Hafnium-Doped Zinc Oxide TFTs Fabricated at Low Temperature. *SID Symposium Digest of Technical Papers* **45**, 997–1000 (2014).
14. Shi, P. *et al.* Fully-transparent Mo-doped ZnO TFTs Fabricated in Different Oxygen Partial Pressure at Low Temperature. *2015 22nd International Workshop on Active-Matrix Flatpanel Displays and Devices (AM-FPD)*, 111–114 (2015).
15. Heremans, P. *et al.* Mechanical and Electronic Properties of Thin-Film Transistors on Plastic, and Their Integration in Flexible Electronic Applications. *Adv Mater* **28**, 4266–4282 (2016).
16. Ullah, S. *et al.* Boosting highly transparent and conducting indium zinc oxide thin films through solution combustion synthesis: influence of rapid thermal annealing. *Semicond Sci Tech* **33** (2018).
17. Li, R. *et al.* Effect of thermal annealing on the electrical characteristics of an amorphous ITZO:Li thin film transistor fabricated using the magnetron sputtering method. *Mat Sci Semicon Proc* **96**, 8–11 (2019).
18. Han, D. D. *et al.* Flexible aluminum-doped zinc-oxide thin-film transistor fabricated on plastic substrates. *Proc Spie* **8987** (2014).
19. Nannan Zhao, D. H. *et al.* In *2015 International Symposium on VLSI Technology, Systems and Applications 1–2* (IEEE, 2015).
20. Dong, J. C. *et al.* High Negative Bias Stability Gadolinium-Doped Aluminum-Zinc-Oxide Thin Film Transistors. *2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (Icsict)* (2014).
21. Zhao, F. L. *et al.* Stability Research and Application of Amorphous Indium Gallium Zinc Oxide Tfts for Active Matrix Organic Light-Emitting Diode Display. *2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (Icsict)* (2014).
22. Sheng, J., Jeong, H. J., Han, K. L., Hong, T. & Park, J. S. Review of recent advances in flexible oxide semiconductor thin-film transistors. *J Inf Disp* **18**, 159–172 (2017).
23. Huang, L. L. *et al.* Flexible nickel-doped zinc oxide thin-film transistors fabricated on plastic substrates at low temperature. *Jpn J Appl Phys* **54** (2015).
24. Park, S. K., Kim, Y. H., Kim, H. S. & Han, J. I. High Performance Solution-Processed and Lithographically Patterned Zinc-Tin Oxide Thin-Film Transistors with Good Operational Stability. *Electrochem Solid St* **12**, H256–H258 (2009).

25. Fernandes, C. *et al.* A Sustainable Approach to Flexible Electronics with Zinc-Tin Oxide Thin-Film Transistors. *Adv Electron Mater* **4** (2018).
26. Na, J. W. *et al.* Interface location-controlled indium gallium zinc oxide thin-film transistors using a solution process. *J Phys D Appl Phys* **49** (2016).
27. Kim, C. H., Rim, Y. S. & Kim, H. J. The effect of a zinc-tin-oxide layer used as an etch-stopper layer on the bias stress stability of solution-processed indium-gallium-zinc-oxide thin-film transistors. *J Phys D Appl Phys* **47** (2014).
28. Ohtomo, A. & Hwang, H. Y. A high-mobility electron gas at the LaAlO₃/SrTiO₃ heterointerface (vol 427, pg 423, 2004). *Nature* **441**, 120–120 (2006).
29. Koike, K. *et al.* Characteristics of a Zn_{0.7}Mg_{0.3}O/ZnO heterostructure field-effect transistor grown on sapphire substrate by molecular-beam epitaxy. *Appl Phys Lett* **87** (2005).
30. Sanctis, S., Krausmann, J., Guhl, C. & Schneider, J. J. Stacked indium oxide/zinc oxide heterostructures as semiconductors in thin film transistor devices: a case study using atomic layer deposition. *J Mater Chem C* **6**, 464–472 (2018).
31. Chin, H. A. *et al.* Two dimensional electron gases in polycrystalline MgZnO/ZnO heterostructures grown by rf-sputtering process. *J Appl Phys* **108** (2010).
32. Nakano, M. *et al.* Electronic-Field Control of Two-Dimensional Electrons in Polymer-Gated-Oxide Semiconductor Heterostructures (vol 22, pg 876, 2010). *Adv Mater* **22**, Cp32–Cp32 (2010).
33. Chen, Z. F. *et al.* Performance enhancement of fully transparent tin-doped zinc oxide thin-film transistors fabricated by sputtering at low temperature. *Electron Lett* **51**, 272–U280 (2015).
34. Chen, Z. F. *et al.* High-performance full transparent tin-doped zinc oxide thin-film transistors fabricated on glass at low temperatures. *Electron Lett* **50**, 1463–1464 (2014).
35. Han, D. D. *et al.* High-Performance Flexible Tin-Zinc-Oxide Thin-Film Transistors Fabricated on Plastic Substrates. *Ieee T Electron Dev* **63**, 3360–3363 (2016).
36. Chen, Z. F. *et al.* High-performance dual-layer channel ITO/TZO TFTs fabricated on glass substrate. *Electron Lett* **50**, 633–634 (2014).
37. Chen, Z. F. *et al.* Performance improvement of tin-doped zinc oxide thin-film transistor by novel channel modulation layer of indium tin oxide/tin zinc oxide. *Jpn J Appl Phys* **54** (2015).
38. Zhao, N. N. *et al.* High Performance Ti-Doped ZnO TFTs With AZO/TZO Heterojunction S/D Contacts. *J Disp Technol* **11**, 412–416 (2015).
39. Jeong, W. H., Kim, K. M., Kim, D. L., Rim, Y. S. & Kim, H. J. The Effects of Dual-Active-Layer Modulation on a Low-Temperature Solution-Processed Oxide Thin-Film Transistor. *Ieee T Electron Dev* **59**, 2149–2152 (2012).
40. Kim, K. M. *et al.* Low-Temperature Solution Processing of AlInZnO/InZnO Dual-Channel Thin-Film Transistors. *Ieee Electr Device L* **32**, 1242–1244 (2011).
41. Wu, J. *et al.* Effects of channel thickness on characteristics of HZO-TFTs fabricated at low temperature. *Electron Lett* **51** (2015).
42. Lee, S. Y., Kim, D. H., Chong, E., Jeon, Y. W. & Kim, D. H. Effect of channel thickness on density of states in amorphous InGaZnO thin film transistor. *Appl Phys Lett* **98** (2011).
43. Huang, S. Y. *et al.* Analyzing the current crowding effect induced by oxygen adsorption of amorphous InGaZnO thin film transistor by capacitance-voltage measurements. *Solid State Electron* **69**, 11–13 (2012).
44. Cong, Y. Y. *et al.* Studies on fully transparent Al-Sn-Zn-O thin-film transistors fabricated on glass at low temperature. *Jpn J Appl Phys* **54** (2015).
45. Dong, J. C. *et al.* Investigation of c-axis-aligned crystalline gadolinium doped aluminum-zinc-oxide films sputtered at room-temperature. *Appl Phys Lett* **112** (2018).
46. Zhu, B. *et al.* Effects of RF Sputtering Parameters on C-axis Aligned Crystalline (CAAC) InGaZnO₄ Films Using Design of Experiment (DOE) Approach. *Ecs J Solid State Sc* **5**, P368–P375 (2016).

Acknowledgements

This work was supported partly by the National Basic Research Program of China (973 program, Grant No. 2013CBA01604) and partly by the National Natural Science Foundation of China (Grant No. 61275025).

Author contributions

D.D.H. conceived of the study, Z.F.C. carried out experimental measurements. The project was guided by Y.W. and X.Z. All authors contributed to analysis and writing the paper.

Competing interests

The authors declare no competing interests.

Additional information

Correspondence and requests for materials should be addressed to D.H.

Reprints and permissions information is available at www.nature.com/reprints.

Publisher's note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit <http://creativecommons.org/licenses/by/4.0/>.

© The Author(s) 2019