SCIENTIFIC REPORTS

Received: 21 August 2018 Accepted: 9 November 2018 Published online: 10 December 2018

OPEN Vertical WS₂/SnS₂ van der Waals **Heterostructure for Tunneling Transistors**

Jiaxin Wang¹, Rundong Jia¹, Qianqian Huang¹, Chen Pan², Jiadi Zhu¹, Huimin Wang¹, Cheng Chen¹, Yawen Zhang¹, Yuchao Yang ¹, Haisheng Song ³, Feng Miao ² & Ru Huang¹

Van der Waals heterostructures composed of two-dimensional (2D) transition metal dichalcogenides (TMD) materials have stimulated tremendous research interest in various device applications, especially in energy-efficient future-generation electronics. Such ultra-thin stacks as tunnel junction theoretically present unprecedented possibilities of tunable relative band alignment and pristine interfaces, which enable significant performance enhancement for steep-slope tunneling transistors. In this work, the optimal 2D-2D heterostructure for tunneling transistors is presented and elaborately engineered, taking into consideration both electric properties and material stability. The key challenges, including band alignment and metal-to-2D semiconductor contact resistances, are optimized separately for integration. By using a new dry transfer technique for the vertical stack, the selected WS₂/SnS₂ heterostructure-based tunneling transistor is fabricated for the first time, and exhibits superior performance with comparable on-state current and steeper subthreshold slope than conventional FET, as well as on-off current ratio over 10⁶ which is among the highest value of 2D-2D tunneling transistors. A visible negative differential resistance feature is also observed. This work shows the great potential of 2D layered semiconductors for new heterostructure devices and can guide possible development of energy-efficient future-generation electronics.

Atomically thin two-dimensional (2D) semiconductors beyond graphene have emerged as one of the most promising material candidate for next generation electronic devices because of their sizable bandgap¹⁻⁶. Recently, van der Waals heterostructures composed of 2D transition metal dichalcogenides (TMD) semiconductor with a broad range of material diversity have gained tremendous research interest in various device applications, especially in steep-slope tunneling transistors due to their superior properties beyond traditional bulk materials limits^{1,2}. On one hand, van der Waals interactions enable the possibility for diverse heterostructures of highly distinct materials without the constraints of lattice matching, which is different from the covalent bonding in traditional bulk materials¹⁻⁴. On the other hand, the dangling-bond-free interfaces of van der Waals heterostructure could mitigate the parasitic trap-assisted tunneling induced by interface states in traditional III-V-based tunneling heterojunction^{1–7}. Moreover, for 2D-baesd tunneling heterojunctions, the relative band alignment can be modulated through electrostatic gating due to the van der Waals gap between the neighboring layers, theoretically suggesting that the type-II band alignment in the off-state could be modulated to type-III band alignment in the on-state for high drive current⁸. Consequently, tunneling transistors based on van der Waals heterostructures are expected to realize low leakage current, ultra-steep slope and high on/off current ratio simultaneously, which has been confirmed by lots of theoretical works and shows the great potential in low power electronics⁹⁻¹². However, only a few experimental works have been reported regarding the tunneling transistors based on van der Waals heterostructures. Black Phosphorus (BP)/MoS₂ tunneling transistors have been fabricated, while its high tunnel barrier (E_{beff}) of approximately 0.5 eV at the heterojunction requires relatively large voltage to modulate the band alignment, demonstrating the limited on/off current ratio (~10⁴ at 3 V voltage range)¹³. Besides, BP material is unstable in the air, which would also cause the degradation of device performance¹⁴⁻¹⁶. Reported dual-gated tunneling transistors utilizing WSe₂/MoS₂ also exhibited the unsatisfactory on/off current ratio of 10^3 due to the large E_{beff}^8 . As an

¹Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, 100871, China. ²School of Physics, Nanjing University, Nanjing, 210093, China. ³Wuhan National Laboratory for Optoelectronics (WNLO), Huazhong University of Science and Technology, Wuhan, 430074, China. Jiaxin Wang and Rundong Jia contributed equally. Correspondence and requests for materials should be addressed to Q.H. (email: hqq@pku.edu.cn) or R.H. (email: ruhuanq@pku.edu.cn)

improvement, $WSe_2/SnSe_2$ tunneling transistors with E_{beff} lowered to 0.4 eV were reported and the on/off current ratio is remarkably enhanced¹⁷. However, $SnSe_2$ is very unstable in the ambient environment, and can be easily oxidized¹⁸. Besides the E_{beff} and stability, the metal-to-2D semiconductor contact resistances would also severely limit the performance of 2D-based transistors¹⁹. Therefore, in spite of the optimism created by theoretical works, experimental optimization and demonstration of 2D-2D tunneling transistors with both high on/off current ratio and high material stability are still in urgent need.

In this work, the stable WS_2/SnS_2 van der Waals heterostructure with theoretically 0.02 eV E_{beff} is considered for the first time and selected as the optimal material platform for tunneling transistors. This optimal heterostructure is further experimentally demonstrated, and the WS_2 and SnS_2 serve as the p-type source layer and the n-type channel and drain layer, respectively. The key challenge of metal-to-2D semiconductor contact is further optimized for integration. Based on the physical insight into the metal/2D interfaces, work-function- and thicknessengineering are conducted for p-type WS_2 and n-type SnS_2 respectively to reduce the contact resistances. Based on a novel dry transfer technique for vertical heterostructure stack, the bottom-gated WS_2/SnS_2 tunneling transistor is fabricated and shows the on/off current ratio exceeding 10^6 , which is among the highest in the reported tunneling transistors. Compared with the conventional FET, comparable on-state current and steeper subthreshold slope (SS) are also obtained. The tunnel behaviors are further confirmed by low temperature measurements, and a visible negative differential resistance feature is observed. This work shows the great potential of van der Waals heterostructure for tunneling devices and future-generation energy-efficient electronics.

Results and Discussion

Figure 1a shows the schematic structure of bottom-gated vertical tunneling transistors based on the van der Waals heterostructure in this work. The SiO₂ and highly n-doped Si are used as the gate dielectric and bottom gate, respectively. The channel layer is designed to be under the source layer, and the electric potential and carrier concentration of the channel layer are modulated by the bottom gate. The band alignment of the van der Waals heterostructure is designed to be type-II, in which the conduction band of the channel layer is above the valence band of the source layer. Figure 1b illustrates the operation mechanism of this n-type tunneling transistor. In the off-state, electrons in the valence band of the source layer cannot tunnel into the conduction band of the channel layer, since there is no tunneling window. As the bottom gate bias increases, the conduction band energy (E_C) of the channel layer begins to be lower than the valence band energy (E_V) of the source layer, and the tunnel current across the source layer/channel layer heterostructure will increase accordingly, exhibiting n-type characteristics. The band alignment can be tuned from type-II towards type-III due to the van der Waals gap, which would enhance the on/off current ratio of the transistor.

Taking into consideration of both device performance and material stability, the optimal heterostructure for tunneling transistor is selected by the following principles. First, from the perspective of on/off current ratio, the tunnel barrier E_{beff} should be considerably reduced so that low voltage is required to modulate the band alignment from type-III to type-III¹⁷. Second, tunneling electrons with smaller effective mass is beneficial for the higher tunnel efficiency and the higher tunnel current²⁰. Third, according to our previous work, the lower density-of-state (DOS) of the channel layer would result in the better output characteristics of tunneling transistors with the smaller onset voltage and the better current saturation behavior²¹. At last, the stability of building materials to form heterostructures in ambient environment should also be taken into account for better device stability and reliability. Based on the above design rules, and according to the band structures of various 2D semiconductors from ab initio calculations^{22,23}, p-WS₂/n-SnS₂ heterostructure stands out as the superior material platform for tunneling transistor. The E_{beff} in this near broken-gap heterostructure can be lowered to 0.02 eV theoretically, as shown in Fig. 1c. Meanwhile, the effective mass of electron in WS₂ is relatively small compared to other metal dichalgonedies, and the low DOS of the channel layer SnS₂ can improve the output characteristics of tunneling transistors in the meantime^{24,25}. More importantly, WS₂ and SnS₂ is proved to possess great stability in ambient air^{26,27}.

Figure 1d shows the optical image of a fabricated WS₂/SnS₂ tunneling transistor in this work. The bottom-gate dielectric of 300 nm-thick SiO₂ was firstly grown on the highly n-doped Si substrate. Then, SnS₂ and WS₂ sheets were vertically stacked to form the van der Waals heterostructure, and after that, source and drain contacts were sequentially defined by electron beam lithography, electron beam evaporation and lift-off process.

For the heterostructure preparation, the SnS₂ crystals were then grown by chemical vapor transport method and mechanically exfoliated onto the SiO₂/Si substrate. The WS₂ sheet was stacked upon SnS₂ using a novel dry transfer process to avoid liquid contamination (see the dry transfer process in Supplementary Fig. S1), and the heterostructure was formed via van der Waals interaction. Figure 1e shows the high-resolution scanning TEM (STEM) image of the WS₂/SnS₂ heterostructure, confirming the clean interface obtained by the dry transfer process. The measured interlayer distance of WS₂ is 0.66 nm and that of SnS₂ is 0.6 nm, which agree well with values reported in refs^{28–30}. Energy-dispersive X-ray spectroscopy (EDS) composition analysis exhibits the sharp boundary between W and Sn, as shown in Fig. 1f. Raman spectra of these two sheets are shown in Fig. 1g and Raman peaks of both materials are clearly identified. The thicknesses of WS₂ and SnS₂ in this device are 23 nm and 4 nm, respectively. The characteristic Raman peaks of WS₂ and SnS₂ can be distinctly observed. WS₂ shows the 2LA peak at 349.9 cm⁻¹, E_{2g} peak at 355.8 cm⁻¹, and A_{1g} peak at 420 cm⁻¹. The A_{1g} peak of SnS₂ is observed at 313.4 cm⁻¹.

In order to reduce the contact resistances for better device performance, contact-engineering is conducted for p-type WS_2 and n-type SS_2 , separately. To date, contacts of metal-to-2D semiconductors in the majority of reported metal dichalcogenide transistors are Schottky contacts instead of Ohmic contacts due to the difficulty of heavy doping in thin 2D semiconductors, which is also the case in WS_2 and $SS_2^{28,31-33}$. In principle, low work functions (W_m) of contact metals lead to the small Schottky barrier (SB) height for electrons, and high work function metals are beneficial for low hole barriers. In order to investigate the SB height at metal-to-2D





semiconductor contacts, bottom-gated SnS₂ and WS₂ SB-FETs were fabricated and characterized firstly as shown in Fig. 2a. For SnS₂ SB-FETs, Ti ($W_m = 4.33 \text{ eV}$) and Sc ($W_m = 3.5 \text{ eV}$) were adopted for realizing n-type contacts due to their low W_m^{34} . Both Ti- and Sc-contacted SnS₂ SB-FETs exhibit n-type transistor behaviors (Fig. 2b). Yet compared with Ti, Sc would be easily oxidized in the air, resulting in severe degradation of transfer characteristics for Sc-contacted SB-FETs over time (Fig. 2c and Supplementary Fig. S2). Therefore, Ti with the better stability is chosen as the electrode for contacts to SnS₂ in the n-type tunneling transistors in this work. Figure 2d shows the measured output characteristics of Ti-contacted SB-FETs, and the linear dependence of current on drain voltage further confirms the low contact resistance at Ti/SnS₂ interfaces³³. The extracted Schottky barrier height is as low as 0.181 eV (Fig. 2e), and the detailed extraction method can be seen in Supplementary Fig. S3. Additionally, no significant hysteresis is observed in the transfer characteristics of SnS₂ FET with Ti contacts (Fig. 2f).

Apart from n-type contacts to SnS_2 , the resistance of p-type contacts to WS_2 was also investigated. High work function metals, Pd ($W_m = 5.12 \text{ eV}$) and Pt ($W_m = 5.65 \text{ eV}$), were chosen as the metal electrodes to realize low-resistance p-type contacts³⁴. Figure 3a shows the measured transfer characteristics of WS_2 SB-FETs. Although there is a significant difference (0.53 eV) of work functions between Pd and Pt, hole current in the Pd-contacted SB-FET is comparable to that in Pt-contacted device, indicating the strong Fermi-level pinning at the metal/WS₂ interface. In order to suppress Fermi-level pinning at the metal-to-2D material interface, inserting a thin layer of



Figure 2. Optimization of n-type contact for SnS_2 . (a) Schematic view of bottom-gated SnS_2 or WS_2 SB-FETs. (b) Measured transfer characteristics of n-type SnS_2 SB-FETs using Ti and Sc as contacts (V_{BG} is the voltage applied to the highly n-doped Si substrate). Inset is the optical microscope image of SnS_2 SB-FET. (c) Transfer characteristics of SnS_2 SB-FET with Ti contacts after a period of time, (d) Measured output characteristics of n-type SnS_2 SB-FETs using Ti contacts. Linear dependence of I_D on V_{DS} indicates low contact resistance. (e) Extracted SB height for the Ti-to-SnS₂ contact. (f) Measured hysteresis characteristics of the SnS₂ SB-FET with Ti contacts, showing no significant hysteresis.

substoichiometric molybdenum trioxide (MoOx) between metal and 2D materials has been verified as an effective way to facilitate hole injection, which can be attributed to the high work function of MoO_x and its excellent interface properties with 2D materials³¹. However, the work function of MoO_x is very sensitive to ambient gas exposure, and thus the device performance will degrade in the air. Therefore, a novel approach is proposed in this work to reduce the SB height for holes at metal-to-WS₂ contacts. As we know, the bandgaps of 2D semiconductors are thickness-sensitive due to the influence of quantum confinement effect²³. According to results from ab



Figure 3. Optimization of p-type contact for WS₂. (a) Measured transfer characteristics of p-type WS₂ SB-FETs using Pd and Pt contacts ($V_{BG,T} = V_{BG} - V_{onset(Pt)}$, $V_{onset(Pt)}$: the onset voltage at which hole current begins to increase in the Pt-contacted SB-FET). Similar currents are observed in these two devices. (b) Dependence of on-state current density on WS₂ thickness in WS₂ SB-FETs. The on-state hole current increases with the number of WS₂ layers. (c) Measured transfer characteristics of SB-FET with 23 nm-thick WS₂. Large hole current in the on-state indicates the low resistance p-type contact. (d) AFM height profile of the 32-layer WS₂ sheet. Inset is the corresponding AFM image of fabricated devices.

initio calculations, as the thickness of WS₂ layers increases, the valence band moves upward while the position of conduction band remains nearly unchanged²³. As a consequence, the SB height for holes can be decreased with thicker WS₂. In this work, SB-FETs with different numbers of WS₂ layers were fabricated and Fig. 3b shows the corresponding hole currents. As the number of WS₂ layers increases from 3 to 12, hole currents are increased by three decades. When the thickness of WS₂ layers is increased to 23 nm, WS₂ p-type SB-FET exhibits high I_{ON} exceeding 0.2 μ A μ m⁻¹ (Fig. 3c), suggesting low resistance of fabricated p-type contacts. Figure 3d shows the atomic force microscope (AFM) image of the 23 nm-thick WS₂ SB-FET, and the height difference between the WS₂ sheet and the substrate.

Based on the optimized n-type and p-type contacts, the tunneling transistors based on WS_2/SNS_2 van der Waals heterostructures are experimentally demonstrated with Pt as the source contact and Ti as the drain contact, and electrical characterization at different temperatures and under different bias conditions are performed. The thicknesses of the WS_2 flakes are designed according to the above contact optimization, and are measured to be 23 nm by AFM. In contrast, the contact resistance of n-type metal-to- SNS_2 is thicknesses insensitive due to the nearly unchanged position of conduction band when layer number increases, and the SNS_2 used in tunneling transistor is measured to be 4 nm. Figure 4a shows the measured typical transfer characteristics of the n-type WS_2/SNS_2 tunneling transistor at room temperature. The results are obtained by applying the bias on SNS_2 contact, with WS_2 contact grounded. With the optimized design of metal-to-2D semiconductor contacts, the n-type $WS_2/$ SNS_2 tunneling transistor exhibits high I_{ON} of $3.7 \,\mu$ A. The on/off current ratio of the fabricated device is over 10^6 and the on-state current density is $186 \,nA \,\mu$ m⁻². The high on/off current ratio, and high on-state current which is comparable with the value obtained in the SNS_2 SB-FET, further confirm the optimized band alignment in $WS_2/$ SNS_2 tunneling transistors. Compared with conventional SB-FET in Fig. 2b, the subthreshold slope of the fabricated WS_2/SNS_2 device is much steeper and also increases with gate voltage which is a typical feature of tunnel



Figure 4. Electrical characteristics of the WS₂/SnS₂ tunneling transistor. (**a**) Measured transfer characteristics of the bottom-gated WS₂/SnS₂ tunneling transistor. The on-state current (I_{ON}) is 3.7 μ A with an area of 20 μ m² and on/off current ratio is over 10⁶. (**b**) Measured temperature characteristics of the bottom-gated WS₂/SnS₂ tunneling transistor.

transistors. Since the transistor is fabricated based on bottom-gated structure with 300 nm-thick SiO₂, the value of SS is relatively large, and can be further optimized by reducing the gate oxide thickness or incorporating with high- κ dielectrics. In order to further verify the BTBT mechanism of this n-type transistor, the dependence of transfer characteristics on temperature is studied. As shown in Fig. 4b, I_{ON} shows the positive dependence on temperature and SS changes little with temperature, exhibiting the typical features of BTBT operation mechanism^{35–38}. The weak dependence of SS on temperature also indicates the suppression of trap-assisted tunneling, which benefits from the clean interface obtained from the dry transfer process.

In order to further validate the BTBT mechanism in this WS_2/SnS_2 heterostructure, the output characteristics in forward bias region are investigated. Figure 5a shows the output characteristics at 100 K, which are measured by applying the voltage on WS_2 contact, with SnS_2 contact grounded. The distinct negative differential resistance (NDR) is observed and confirms that a heavily-doped p-n junction is formed at the interface due to charge transfer¹⁷. The band alignments of the WS_2/SnS_2 herterostructure under different bias conditions are illustrated in Fig. 5b–e. In the equilibrium state, the Fermi level in p-WS₂ and n-SnS₂ is aligned, as shown in Fig. 5b. As the source-drain voltage V_{SD} increases, the energy band of WS_2 is pulled down and a finite tunneling window is created for electrons in the conduction band of SnS_2 to tunnel into the empty states in the valence band of WS_2 . The tunnel current reaches its peak when the Fermi level of WS_2 aligns with the conduction band minimum of SnS_2 , as shown in Fig. 5c. With V_{SD} further increasing, the tunneling window is gradually switched off and the reduction of tunnel current leads to NDR (Fig. 5d). After that, thermal injection current begins to dominate the



Figure 5. Negative differential resistance (NDR) feature of the WS₂/SnS₂ tunneling transistor. (**a**) Measured output characteristics of the bottom-gated WS₂/SnS₂ tunneling transistor in the forward bias region. Clear NDR is observed for positive gate voltages. (**b**) Band alignment at $V_{SD} = 0$ V. Fermi level in WS₂ and SnS₂ is aligned. (**c**) Band alignment at $V_{SD} > 0$ V. The band of p-type WS₂ is pulled down and a finite tunneling window is created for electrons in the conduction band of SnS₂ to tunnel into the empty states in the valence band of WS₂. The tunnel current reaches its peak when the Fermi level of WS₂ aligns with the conduction band minimum of SnS₂. With further increasing V_{SD} (**d**), the tunnel window is gradually switched off and the reduction of tunnel current leads to NDR. When V_{SD} continues to increase (**e**), the thermal injection current dominates and increases with the reduced energy barrier.

total current due to the reduced thermal barrier, and increases with V_{SD} (Fig. 5e). It should be noted that the peak voltage can be modulated by the bottom-gate voltage V_{BG} in this device. The conduction band of SnS₂ varies

with V_{BG} , and the peak voltage needed to align the Fermi level of WS₂ with the conduction band of SnS₂ changes

Conclusions

consequently.

In conclusion, the optimal WS₂/SnS₂ van der Waals heterostructure for tunneling transistors is presented and elaborately engineered, taking into consideration both electric properties and material stability. Besides, the key challenge of metal-to-2D semiconductor contact is optimized to achieve low-resistance n-type and p-type contacts for SnS₂ and WS₂, respectively. Ti contact with low work function and superior stability can induce small Schottky barrier height for electrons at metal-to-SnS₂ contacts. Low-resistance p-type contacts are obtained at the metal/WS₂ interface through the thickness optimization of WS₂. With the optimized metal-to-2D semiconductor contacts and a proposed new dry transfer technique for vertical heterostructure stack, the fabricated n-type WS₂/SnS₂ tunneling transistor exhibits superior performance with the high on/off current ratio over 10⁶, as well as comparable on-state current and steeper subthreshold slope compared with conventional FET, showing the great potential of van der Waals heterostructure for future energy-efficient devices.

Methods

Device Fabrication. The highly n-type Si substrate with 300 nm thermal silicon oxide is prepared as the bottom gate structure. The starting materials used for the fabrication of n-type WS_2/SNS_2 tunneling transistors were high-quality bulk crystals of WS_2 and SNS_2 . The process flow of the bottom-gated WS_2/SNS_2 tunneling transistor has been described in the Supplementary Fig. S1. In details, 10 nm Ti/20 nm Au was deposited to form the Ti-to-SNS₂ contact, and the Pt-to-WS₂ contact was generated with 20 nm Pt/40 nm Au.

Physical Characterization. AFM and Raman spectra were used to characterize the thicknesses of WS_2 and SnS_2 . Raman spectra were excited by 514 nm laser with the spot diameter about 1 μ m. The laser power was kept less than 0.1 mW to avoid sample heating and oxidation in the air. Structural characterization by scanning TEM (STEM) was performed in JEM-ARM200F with the acceleration voltage of 100 keV. The STEM sample was prepared by focused ion beam (FIB) using the gallium beam.

Electrical Measurements. N-type WS₂/SnS₂ tunneling transistors were electrically characterized in the vacuum chamber using the Agilent B1500A semiconductor parameter analyzer.

Data Availability

All data supporting this study and its findings are available within the article, its Supplementary Information and associated files. Any source data deemed relevant is available from the corresponding author upon request.

References

- 1. Kang, M. *et al.* Tunable electrical properties of multilayer HfSe₂ field effect transistors by oxygen plasma treatment. *Nanoscale* **9**, 1645–1652 (2017).
- 2. Liu, Y. et al. Van der Waals heterostructures and devices. Nature Rev. 1, 16042 (2016).
- 3. Chhowalla, M., Jena, D. & Zhang, H. Two-dimensional semiconductors for transistors. Nat. Rev. Mater. 1, 16052 (2016).
- Jariwala, D., Sangwan, V. K., Lauhon, L. J., Marks, T. J. & Hersam, M. C. Emerging device applications for semiconducting twodimensional transition metal dichalcogenides. ACS Nano. 8, 1102–1120 (2014).
- 5. Schwierz, F., Pezoldt, J. & Granzner, R. Two-dimensional materials and their prospects in transistor electronics. *Nanoscale* 7, 8261–8283 (2015).
- 6. Butler, S. Z. *et al.* Progress, challenges, and opportunities in two-dimensional materials beyond Graphene. ACS Nano. 7, 2898–2926 (2013).
- 7. Fiori, G. et al. Electronics based on two-dimensional materials. Nat. Nanotechnol. 9, 768–779 (2014).
- 8. Roy, T. et al. Dual-Gated MoS₂/WSe₂ van der Waals tunnel diodes and transistors. ACS Nano. 9, 2071–2079 (2015).
- 9. Lam, K. T., Seol, G. & Guo, J. Operating principles of vertical transistors based on monolayer two-dimensional semiconductor heterojunctions. *Appl. Phys. Lett.* 105, 013112 (2014).
- Lam, K. T., Seol, G. & Guo, J. Performance evaluation of MoS₂-WTe₂ vertical tunneling transistor using real-space quantum simulator *IEEE Int. Electron Devices Meet.* San Francisco, CA, Dec. 15–17 (2014).
- Li, M., Esseni, D., Nahas, J. J., Jena, D. & Xing, H. G. Two-Dimensional Heterojunction Interlayer Tunneling Field Effect Transistors (Thin-TFETs). *IEEE J. Electron Devices Soc.* 3, 200–207 (2015).
- Szabó, Á., Koester, S. J. & Luisier, M. Ab-initio simulation of van der Waals MoTe₂-SnS₂ heterotunneling FETs for low-power electronics. *IEEE Elec. Dev. Lett.* 36, 514–516 (2015).
- Xu, J., Jia, J. Y., Lai, S., Ju, J. & Lee, S. Tunneling field effect transistor integrated with black phosphorus-MoS₂ junction and ion gel dielectric. Appl. Phys. Lett. 110, 033103 (2017).
- 14. Yan, R. S. *et al.* Esaki diodes in van der Waals heterojunctions with broken-gap energy band alignment. *Nano Lett.* **15**, 5791–5798 (2015).
- 15. Castellanos-Gomez, A. et al. Isolation and characterization of few-layer black phosphorus. 2D Mater. 1, 025001 (2014).
- Wood, J. D. et al. Effective Passivation of Exfoliated Black Phosphorus Transistors against Ambient Degradation. Nano Lett. 14, 6964–6970 (2014).
- 17. Roy, T. et al. 2D-2D tunneling field-effect transistors using WSe₂/SnSe₂ heterostructures. Appl. Phys. Lett. 108, 083111 (2016).
- Su, Y., Ebrish, M. A., Olson, E. J. & Koester, S. J. SnSe₂ field-effect transistors with high drive current. Appl. Phys. Lett. 103, 263104 (2013).
- Allain, A., Kang, J. H., Banerjee, K. & Kis, A. Electrical contacts to two-dimensional semiconductors. Nat. Mater. 14, 1195–1205 (2015).
- Verhulst, A. S., Vandenberghe, W. G., Maex, K. & Groeseneken, G. J. Boosting the nn-current of a n-channel nanowire tunnel fieldeffect transistor by source material optimization. J. Appl. Phys. 104, 064514 (2008).
- Wu, C. L., Huang, R., Huang, Q. Q., Wang, J. X. & Wang, Y. Y. Design guideline for complementary heterostructure tunnel FETs with steep slope and improved output behavior. *IEEE Elec. Dev. Lett.* 31, 20–23 (2016).
- Gong, G. et al. Band alignment of two-dimensional transition metal dichalcogenides: Application in tunnel field effect transistors. Appl. Phys. Lett. 103, 053513 (2013).
- Kang, J., Tongay, S., Zhou, J., Li, J. & Wu, J. Q. Band offsets and heterostructures of two-dimensional semiconductors. Appl. Phys. Lett. 102, 012111 (2013).
- 24. Ramasubramaniam, A. Large excitonic effects in monolayers of molybdenum and tungsten dichalcogenides. *Phys. Rev. B.* 86, 115409 (2012).
- Liu, L. T., Kumar, S. B., Ouyang, Y. J. & Guo, J. Performance Limits of Monolayer Transition Metal Dichalcogenide Transistors. IEEE Trans. Electron Dev. 58, 3042–3047 (2011).
- 26. Zhang, Y. *et al.* Controlled growth of high-quality monolayer WS₂ layers on sapphire and imaging its grain boundary. *ACS Nano.* 7, 8963–8971 (2013).
- Zschieschang, U. et al. Threshold-voltage control and enhancement-mode characteristics in multilayer tin disulfide field-effect transistors by gateoxide passivation with an alkylphosphonic acid self-assembled monolayer. J. Appl. Phys. 117, 104509 (2015).
- Hwang, W. S. *et al.* Transistors with chemically synthesized layered semiconductor WS₂ exhibiting 10⁵ room temperature modulation and ambipolar behavior. *Appl. Phys. Lett.* **101**, 013107 (2012).
- 29. Matte, H. S. S. R. et al. MoS₂ and WS₂ Analogues of Graphene. Angew. Chem., Int. Ed. 49, 4059-4062 (2010).
- 30. Huang, Y. *et al.* Tin disulfide-an emerging layered metal dichalcogenide semiconductor: materials properties and device characteristics. *ACS Nano.* **8**, 10743–10755 (2014).
- Xu, E. Z. et al. p-Type transition-metal doping of large-area MoS₂ thin films grown by chemical vapor deposition. Nanoscale 9, 3576–3584 (2017).
- Chen, Y., Li, Y., Wu, J. & Duan, W. General criterion to distinguish between Schottky and Ohmic contacts at the metal/twodimensional semiconductor interface. *Nanoscale* 9, 2068–2073 (2017).

- Das, S., Chen, H.-Y., Penumatcha, A. V. & Appenzeller, J. High performance multilayer MoS₂ transistors with scandium contacts. Nano Lett. 13, 100–105 (2013).
- 34. Michaelson, H. B. The work function of the elements and its periodicity. J. Appl. Phys. 48, 4729 (1977).
- Huang, Q. Q. et al. Self-depleted t-gate schottky barrier tunneling fet with low average subthreshold slope and high Ion/Ioff by gate configuration and barrier modulation. *IEEE Int. Electron Devices Meet.* Washington, DC, Dec. 5–7 (2011).
 - Huang, Q. Q. et al. Comprehensive Performance Re-assessment of TFETs with a Novel Design by Gate and Source Engineering from Device/Circuit Perspective. IEEE Int. Electron Devices Meet. San Francisco, CA, Dec. 15–17 (2014).
 - 37. Dey, A. W. et al. High-current GaSb/InAs(Sb) nanowire tunnel field-effect transistors. IEEE Elec. Dev. Lett. 34, 211–213 (2013).
- Vandooren, A. *et al.* Investigation of the subthreshold swing in vertical tunnel-fets using H₂ and D₂ anneals. *IEEE Trans. on Elec. Dev.* 61, 359–364 (2014).

Acknowledgements

This work was partly supported by NSFC (61421005, 61822401 & 61604006) and the 111 Project (B18001). The authors would like to thank the staff of National Center for Nanoscience and Technology for their assistance in the electron beam lithography during device fabrication.

Author Contributions

J.X.W., Q.Q.H. and R.H. conceived the research. J.X.W. designed the experiment. J.X.W. and R.D.J. performed most of the experiments including device fabrication, characterization and data analysis. P.C. and F.M. performed the transfer of the heterostructure. J.D.Z., H.M.W., C.C., Y.W.Z., Y.C.Y. and F.M. offered useful discussions and essential recommendations about the data analysis and paper-writing. H.S.S. synthesized the SnS₂ samples. R.H. supervised the research. R.D.J. and Q.Q.H. co-wrote the paper.

Additional Information

Supplementary information accompanies this paper at https://doi.org/10.1038/s41598-018-35661-4.

Competing Interests: The authors declare no competing interests.

Publisher's note: Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/.

© The Author(s) 2018