Published in partnership with The University of New South Wales

https://doi.org/10.1038/s41534-024-00823-y

Pipeline quantum processor architecture for silicon spin qubits

Check for updates

S. M. Patomäki^{1,2} , M. F. Gonzalez-Zalba ¹, M. A. Fogarty¹, Z. Cai^{1,3}, S. C. Benjamin^{1,3} & J. J. L. Morton^{1,2}

We propose a quantum processor architecture, the qubit 'pipeline', in which run-time scales additively as functions of circuit depth and run repetitions. Run-time control is applied globally, reducing the complexity of control and interconnect resources. This simplification is achieved by shuttling *N*-qubit states through a large layered physical array of structures which realise quantum logic gates in stages. Thus, the circuit depth corresponds to the number of layers of structures. Subsequent *N*-qubit states are 'pipelined' densely through the structures to efficiently wield the physical resources for repeated runs. Pipelining thus lends itself to noisy intermediate-scale quantum (NISQ) applications, such as variational quantum eigensolvers, which require numerous repetitions of the same or similar calculations. We illustrate the architecture by describing a realisation in the naturally high-density and scalable silicon spin qubit platform, which includes a universal gate set of sufficient fidelity under realistic assumptions of qubit variability.

Fault-tolerant quantum computers offer profound computational speedups across diverse applications, but are challenging to build. However, even in the near term without full error correction, quantum computers have the potential to offer improvements over classical computing approaches in run time scaling¹ and energy consumption for certain tasks². There is a rich and diverse array of schemes for realising quantum computation, each formally equivalent in computational power³⁻⁵, with important differences with regards to practical realisations. In the gate-based approach, a quantum algorithm is expressed as a quantum circuit consisting of a series of quantum logic gates. Typically, such gates are applied to a stationary array of qubits (for example through electromagnetic waves or optical pulses), relying on the delivery of a complex series of accurate, quasi-simultaneous control pulses to each qubit. This can lead to practical challenges ranging from cross-talk in the control pulses between nearby qubits^{6,7} to increased demands on digital-to-analogue converters (DACs) particularly when fully integrating control systems with a cryogenic quantum chip.

To mitigate the practical challenges associated with high-density control electronics, global qubit control schemes have been explored⁸⁻¹⁰. However, these approaches require a precision in the position and homogeneity of qubit structures, as well as the control pulses, to a degree that is technically challenging with available technology. Alternatively, local addressing can be used to bring qubits into resonance with globally applied control fields to create an effective local control^{11,12}. However, this approach still requires fast run-time control for the addressing¹³. A second strategy is to accept the cost of a much lower effective qubit density in exchange for mitigating effects such as cross-talk—in such a distributed model of quantum computing¹⁴ qubits, or small qubit registers, are well-separated

and interfaced by a common entangling (typically photonic) mode. While such hybrid matter/photon systems have been successfully realised in several platforms^{15–17}, high gate speeds compatible with the demands of NISQ algorithms¹⁸ may be difficult to achieve.

A further consideration when designing NISQ hardware architectures is that NISQ algorithms based on (e.g.) variational approaches^{18,19} require multiple repetitions of the same quantum circuit—or simple variations thereof—to be performed. In turn this requires identical, or similar, sequences of local control fields to be repetitively applied to the qubits, presenting an opportunity for more efficient hardware implementations. In this Article, we propose a quantum computing architecture for implementing quantum circuits in which all runtime control is applied globally, and local quantum operations such as 1-qubit (1Q) and 2-qubit (2Q) gates are 'programmed' into the array in advance. This is achieved by shuttling qubit states through a grid of gated structures which have been electronically configured to realise specific gates.

In such an approach, each layer of gates in the original quantum circuit corresponds to a one-dimensional array of structures, such that the scheme is more demanding in terms of physical resources on a chip for confining qubits. However, when applying multiple repetitions of the same circuit by *pipelining*—i.e. running distinct, staggered layers of qubits through the array simultaneously—the physical resource efficiency becomes broadly equivalent to more conventional approaches, combined with potential practical benefits.

Below, we introduce the concept of a qubit pipeline in more detail in "Qubit pipeline", before focusing on a potential implementation for the silicon metal-oxide-semiconductor (SiMOS) electron spin qubit platform in

¹Quantum Motion, 9 Sterling Way, London N7 9HJ, UK. ²London Centre for Nanotechnology, University College London, London WC1H 0AH, UK. ³Department of Materials, University of Oxford, Parks Road, Oxford OX1 3PH, UK. 🖂 e-mail: ucapsmp@ucl.ac.uk

"Implementation with silicon quantum dots". We then estimate the expected improvement in run time for an example algorithm in "Application as bespoke hardware for a NISQ eigensolver". In particular, in "Shuttling", we outline a scheme for synchronous shuttling, and in "Initialization, readout and pre-configuration", we discuss initialisation, readout, and parallelised pre-configuration, mostly outlining established methods. In "*Z*-rotation gates with Stark-shifted g-factors–Transversal rotation gates", we show how to realise an universal gate set for the pipeline in the silicon electron spin platform including: single-qubit *Z*-rotations using local, voltage-controllable *g*-factor Stark shifts, globally-applied \sqrt{X} operations enabled by B_1 -drive frequency binning and 2Q SWAP-rotation gates using the native interaction of nearest neighbour exchange. Each of the above gate implementations is designed to accommodate natural variations, such as random *g*-factor differences, across the QDs while enabling synchronized operation and thus fixed gate times.

Results

Qubit pipeline

For solid-state quantum processors the qubit array may consist of a twodimensional lattice with nearest-neighbour couplings (see Fig. 1a). The qubit pipeline approach replaces the two-dimensional lattice of stationary qubits with an $N \times D$ grid (see Fig. 1b), such that N qubits are arranged in a one-dimensional array and propagate through the grid to perform a quantum circuit of depth D. Each column therefore represents a single 'time step' of quantum logic gates in the corresponding quantum circuit while each row of structures forms a 'pipe' of computational length D along which a qubit travels. Multiple qubits can simultaneously travel through each pipe, at different stages, in order to more efficiently use the physical resource.

Run-time operation begins by initializing a one-dimensional array of N qubit states on the input edge. This initialised array is synchronously pushed through D structures that have been preconfigured to perform the singleand two-qubit gates in the desired quantum circuit. Qubit states are read out on the opposite output edge. Between initialization and readout, operations on the qubit array alternate between synchronous one- and two-qubit gate steps and shuttling steps. Figure 1c-f illustrate the equivalence between an example quantum circuit (Fig. 1c) and time-evolution on the qubit pipeline (Fig. 1d-f). In this way, local qubit control of the typical qubit grid is replaced by a combination of global control (at least, with widely shared control lines) to push the qubit states from start to finish, combined with quasi-statically tuneable elements within the larger number of physical structures used to define the quantum circuit prior to running it.

We assume that while the parameters of the quantum logic gates can be tuned in-situ (e.g. electrically), the type of gate performed in each cell of the array is defined when fabricating the quantum processor. Indeed, though more generally reconfigurable implementations may be possible (see e.g. Supplementary Note 1) and offer potential efficiencies, a suitably chosen pattern of gates is sufficient for universal quantum computation, subject only to the constraints of the qubit number and circuit depth. Assuming the quantum processor is restricted to a two-dimensional topology, the pipeline approach presented here is limited to a linear qubit array. Many quantum algorithms can be mapped onto such a linear array without significant loss of efficiency, such as the variational quantum eigensolver for the Fermi-Hubbard model, a promising task that could be implemented on NISQ hardware¹⁸⁻²⁰ There is no guarantee that mapping the two-dimensional Fermi-Hubbard model to a connected two-dimensional qubit lattice offers an overall advantage over a one-dimensional qubit array²¹. This is intuitively related to the non-local nature of fermions, which has to be encoded in the simulation of fermionic charge degrees of freedom. Attempts to reconcile this intrinsic non-locality with the two-dimensional-lattice qubit layout would lead to encoding schemes that offer a better circuit depth scaling, but at a cost of almost doubling the numbers of qubits^{21,22}, thus not necessarily reducing the overall circuit size. This complication is absent in the simpler one-dimensional qubit array, which instead requires additional Fermionic SWAP operations to represent the original connectivity.

Conventional approaches to operate an *N* qubit processor with tuneable nearest neighbour couplings demand at least $\mathcal{O}(N)$ fast signal generators for single-qubit control, for qubit-qubit couplings, and for state readout. In contrast, the pipeline scheme presented here may require a constant (even just one) number of fast pulse generators, utilized for shuttling the qubit states through the grid in a manner analogous to a chargecoupled device. For example, three waveforms biasing columns $d \mod 3 = 0$, $d \mod 3 = 1$, and $d \mod 3 = 2$, create a local potential minimum for a qubit which can then be driven forward through the array²³. Implementing such a shuttling scheme, synchronicity is achieved if gate




Fig. 1 | **The qubit pipeline. a** In a typical *N*-qubit solid state quantum processor, qubits reside at fixed spatial locations (e.g. on a $\sqrt{N} \times \sqrt{N}$ grid) with nearest-neighbour connectivity. **b** The qubit pipeline is a weaved grid in which *N* qubits are shuttled through *D* locations where fixed single- (1Q) or two-qubit (2Q) logic gates are implemented. Vertical lines indicate 2Q couplers, while horizontal lines indicate shuttling couplers. At runtime, qubits are initialized at one end, synchronously shuttled through the pipeline, and read out on the opposite end. **c** An example

quantum circuit diagram, where an algorithm is decomposed into alternating steps of 1Q and 2Q gates. **d**-**f** The qubit pipeline contains physical locations which have been configured to implement 1Q (circles) and 2Q (connected circles) gates. Different qubit arrays (first (χ_0, χ_1, \ldots), then (ψ_0, ψ_1, \ldots), ($\varphi_0, \varphi_1, \ldots$)) can be piped sequentially through the structures, each representing one execution of the configured quantum circuit.

Table 1 | Comparison between the quantum lattice and the pipeline processors

	Lattice	Pipeline
Processor size	$\sqrt{N} \times \sqrt{N}$	N×D
Run-time control resources	Ν	constant
Circuit decomposition	flexible	limited
Run-time scaling	DNr	$D + N_r$

Here, N is the number of qubits, D is the maximum circuit depth, and N_r is the number of repetitions.

steps take an equal amount of time for all qubits. For example, for logic gates expressed as $\exp(-i\omega\tau\sigma)$ for some single- or two-qubit operator σ , we fix a common τ but select ω to control the amount of rotation and thus distinguish the logic operations. The gate speed ω is varied using parameters such as dc gate voltages and magnetic field amplitudes at the preconfiguration stage. In principle, different columns of gates (e.g. all single-qubit gates, or all two-qubit gates) could have different durations, at the cost of a more complex shuttling pulse sequence. The three-column approach to shuttling represents the maximum density with which different sets of qubits can be pipelined through the circuit.

Due to the statistical nature of measurement in quantum mechanics, several types of quantum algorithms, such as those that yield an expectation value following some quantum circuit^{24,25}, must be run a large number of times to obtain a meaningful result. Such algorithms are well-suited to the pipeline approach as multiple, independent qubit arrays can be pushed through the pipeline simultaneously, enabling multiple circuit runs in parallel. The maximum density of independent logical instances of a quantum circuit which can be pipelined through the structure is determined by the physical constraints of ensuring forward shuttling and avoiding unwanted interactions between qubits. Furthermore, if the duration of either the initialisation or readout stage is greater than that of the 1Q/2Q gates, this density must be further reduced. Exploiting such pipelining, the algorithm runtime is proportional to $(D + N_r)\tau$ instead of $DN_r\tau$, providing a significant speedup for circuits with large number of repetitions N_{p} or large depths. Here, τ is the timescale of the longest operation: a qubit gate, readout, or initialization. Table 1 summarises these main differences between a qubit lattice and the qubit pipeline.

Implementation with silicon quantum dots

We now analyse a hardware implementation well-suited to the qubit pipeline paradigm, i.e. qubits based on single electron spins trapped in silicon-based QDs. Silicon spin qubits can achieve high density due to their small footprint of $\mathcal{O}(50 \times 50 \text{ nm}^2)$, and can leverage the state-of-the-art nanoscale complementary metal-oxide-semiconductor (CMOS) manufacturing technology used in microprocessors7,26-28. Quasi-CMOScompatible electron spin qubits can be patterned as gated planar MOS devices²⁹⁻³¹, confining electrons at the Si-SiO₂ interface below the gates, or using Si/SiGe heterostructures^{31,32}. Typical values for single- and two-qubit gate fidelities measured so far in such systems include 99.96% and 99.48% in SiMOS^{33,34} and 99.9% and 99.5% in Si/SiGe^{32,35,36}. Coherent spin shuttling has been demonstrated at a transfer fidelity of 99.97% for spin eigenstates, and 98% for spin-superposition states^{37,38}, while SWAP gates have also be shown to transport arbitrary qubit states with fidelity up to 84%³⁹. In addition, silicon on insulator (SOI) nanowire and fin field-effect transistors (nwFET and finFET) devices⁴⁰⁻⁴² have been used to confine spin qubits within etched silicon structures, and have been proposed for sparselyconnected two-dimensional qubit architectures⁴³. These devices typically show a large electrostatic gate control of the QDs (larger so-called lever arms α) which is advantageous for reflectometry readout techniques, or spinphoton coupling44,45.

To realise the qubit pipeline, we propose a sparse two-dimensional quantum dot(QD) array, which we refer to as a nanogrid (see Fig. 2a). The nanogrid is a weaved grid of silicon 'channels' in which QDs can be formed

(e.g. etched silicon in the case of nwFET and finFET approaches, or through confining depletion gates in the case of planar MOS). Metal gates (green and orange shapes) for forming QDs are placed along and over the exposed Si to form locally one-dimensional QD arrays, which make 90-degree angles at T-junctions to join neighbouring pipes. Such weaving is required for entangling all the qubits from different pipes. Extra control from a second gate layer aids tuning all QDs to nominally identical setpoints despite variability in e.g. charging energies^{46,47}. The metal gates are routed with vias. The overall architecture can be realised in a variety of silicon QD platforms, including planar MOS, SOI, and finFETs, with cross-sections illustrated in Fig. 2b–d. In addition, a similar layout can be used in a Si/SiGe architecture or indeed other types of electron or hole semiconductor spin qubits.

Shuttling

In the qubit pipeline, we shuttle electrons between different columns d where logical 1Q and 2Q gate operations are performed. Electrons can be shuttled from one QD to another by inverting the biasing between gates, i.e. by pulsing over the inter-dot charge transition with DQD charge occupancies $(1, 0) \rightarrow (0, 1)^{48-50}$. This scheme is also referred to as bucket-brigade shuttling.

The shuttling time τ_s is determined by the inter-site tunnel coupling frequency t_{ii}/h (typically 1 – 20 GHz in two-layer QD arrays using barrier gates⁴⁹) and the electron temperature, which affects charge relaxation rates. Each barrier gate receives an individual dc bias to tune each tunnel coupling individually. The present architecture does not correct for charge shuttling errors, akin to erasure errors. These would propagate into the final state of each run. Additionally, a charge stuck at a site as a result of a shuttling error might also affect the subsequent run. As such, it relies on charge shuttling fidelity to remain well below one error per run. Charge shuttling errors are expected to be minimized when the pulsing rate is slow compared to the inter-dot tunnel coupling37,51, where non-adiabatic Landau-Zener (LZ) transitions are minimal. At tunnel coupling $t_{ii}/h = 20$ GHz, the ramp can be performed adiabatically ($P_{1Z} < 10^{-4}$) with shuttling times of 9.1 ns or more (see Supplementary Note 2). Electron charges and spins have been demonstrated to shuttle reliably over these timescales^{37,51}, so we take 10 ns as the range of target shuttling times τ_s . The exact shuttling time should be determined to avoid LZ transitions to excited states, such as valley-orbit states. The systematic Z-phases arising from g-factor differences between sites can be accounted for as part of single-qubit control, as discussed in "Zrotation gates with Stark-shifted g-factors".

The pulse sequence depicted in Fig. 2e can realise the shuttling and logic gate dynamics modulation. To this end, each plunger gate is routed to an ac + dc voltage combining circuit. The ac nodes from gates from a single column, and mod 5 steps, are combined at interconnect level with a power splitter, whereas each gate receives an individual dc bias. Bias tees at gate nodes enable applying dc biases from individual dc sources. See Supplementary Note 2 for footprint estimates. As there are signals with three different periods, we could employ e.g. phase modulation or partially digital signal processing to generate the five shuttling biases, and hence shuttling biases for the entire pipeline with only three voltage pulse generators. We can fill the pipeline up to every fifth physical gate column of QDs single electrons, which we refer to as maximal filling.

Initialization, readout and pre-configuration

Initialisation and readout is analogous to a shift register for single-electron spins, where electrons are moved through a pipe and electron reservoirs are located at the input and output ends of the array. Preconfiguration of the unit cells can be done locally, utilizing initialization and readout nodes like the one depicted in Fig. 2f. Logical ground states $|\downarrow_q\rangle$ are initialised using spin-dependent reservoir-to-dot tunnelling⁵². The fidelity is typically determined by the relative magnitude of the spin Zeeman energy splitting and $k_B T$ where T is the temperature of the electron reservoirs and k_B is Boltzmann's constant. For example, at $B_0 = 1$ T, $\mathcal{F} \ge 0.9999$ at $T \le 73$ mK. The initialization time is determined by the reservoir-to-dot tunnelling time $1/\Gamma_{\psi R}$, which can be controlled with a barrier gate, and can reach tens of




Fig. 2 | **Silicon quantum dot pipeline unit cell. a** Unit cell of a qubit pipeline, realised as a weaved grid of silicon channels (dark grey grid) which may be defined by etching or electrostatically by depletion gates (not shown). Overlapping metal gates (coloured rectangles) are used to confine, shuttle and manipulate electron spin qubits within the channels. Connectivity for five-stage shuttling is shown as coloured lines where all sites mod 5 (for example, those controlling two subsequent 2Q sites) are connected to the same ac voltage source. All barrier gates receive individual dc biases. b–d Side views of different gate stacks which could be used in this implementation, including (b) planar MOS, (c) SOI nanowire, and (d) finFET. Quantum

dots (magenta blobs) are confined using etched silicon or confinement gates (light yellow). **e** Sketch of the shuttling pulse sequence (relative pulse durations not to scale). Voltages $V_{\rm in}$ ($V_{\rm out}$) are those at which single (zero) electron occupancy of the QD becomes the ground state. Single- and two-qubit gates are separated by short shuttling steps—in general, the number of shuttling steps depends on the exact gate layout, and depend on e.g. footprints required for routing. **f** Structures for local electron reservoirs (R), for spin readout (with an auxiliary state φ), and hence for preconfiguration of quantum states ψ . The operation of these structures, which can be placed along pipes between d + 1 and d + 2 (see **a**), is discussed further in the text.

GHz⁵³. At higher electron reservoir temperatures, required fidelities could be obtained using real-time monitoring of the qubit through a negative-result measurement at the expense of longer initialization times⁵⁴.

For readout, we employ the so-called Elzerman readout, where we detect spin states using the reverse of the spin-dependent tunnelling described above, detected by a capacitively-coupled charge sensor, such as a single-electron box^{55,56}, at site φ (see Fig. 2(f)). This method is estimated to yield a spin readout fidelity $\mathcal{F} \ge 0.993$ in $\le 4 \mu s^{53}$, while advances in resonant readout techniques could help increase $\mathcal{F} \ge 0.9999$ in 50 ns⁵⁷.

We highlight Elzerman readout over Pauli spin blockade or parity readout⁵⁸ since (i) we operate the pipeline at relatively high B_0 fields, $B_0 \approx 1$ T, see "Z-rotation gates with Stark-shifted g-factors", (ii) it is not compromised by low valley-orbit splitting^{53,55,59} and (iii) the readout pulsing protocol is simpler since it does not require the state preparation of the ancilla spin⁶⁰, making it more amenable to the shift registry operation of the pipeline.

Nevertheless, initialization and readout could be performed using Pauli spin blockade or parity projections with an ancilla spin of known orientation (via g-factor calibration in the preconfiguration stage) using the structure in Fig. 2f e.g. using a pulsing protocol similar to that in ref. 60. In the case of singlettriplet or parity readout, the temperature of operation of the pipeline could be raised up to 0.5 K while retaining 99.9% fidelity^{58,61}. We consider realistic estimates of processor run-time operating temperatures to be largely outside the scope of this work, but we briefly return to power consumption in the context of transversal qubit control in "Transversal rotation gates".

Z-rotation gates with Stark-shifted g-factors

The electron spin *g*-factor g^* , which defines the Larmor frequency $\omega_0 = g^* \mu_B B_0 / \hbar$ (where μ_B is the Bohr magneton and B_0 the applied dc magnetic field) can be shifted using electric fields from gate voltages. In SiMOS heterostructures the dominant Stark shift is understood to arise




Fig. 3 | **Z**-rotation gate using Stark shifts. a Order of magnitude of Stark shift δg_{qp} with respect to the bulk value $g_{Si} \approx 2.0$, as a function of external magnetic field B_0 and single-qubit gate time τ_{1Q} , required for the π -rotation gate $Z(\pi)$. **b** Gate layout realisation of the *g*-factor tuning scheme with shuttling through quantum dots under gates q - 1, to q, and to q + 1. The voltage V_q is used to tune the *g*-factor at site q, while the voltage V_{μ} is used to compensate for the change in the electrochemical potential due to the *g*-factor tuning. **c**, **d** Overlaid stability diagrams of the (q - 1, q, q + 1) triple quantum dot at the start and end (blue lines), and at the middle (red lines) of the shuttling sequence, illustrate the requirement for electrochemical potential compensation. Using a waveform as shown in Fig. 2e, shuttling proceeds

from wavefunction displacement with respect to the Si/SiO₂ interface⁶². Linear or quasi-linear shifts $\delta g_q(V)$ with $\partial g/\partial E_z(V) = \pm (1-5) \times 10^{-3}$ (MV/m)⁻¹ have been reported for QDs in planar MOS devices^{30,63,64} with an inplane magnetic field and E_z applied perpendicular to the interface. The sign of the shift depends on the valley state of the electron^{62,63}. The roughness of the Si/SiO₂ interface also introduces some random contribution G_q to the effective g-factor, which can be larger than the tuneability, $G_q = \pm \mathcal{O}(10^{-3}...10^{-2})^{64}$. Hence, the g-factor of a spin at some site q can be considered as a combination of these shifts on some intrinsic value, g_{Si} , such that $g_a^* = g_{Si} + G_q + \delta g_q(V)$. In the following, we assume $g_{Si} = 2.0$.

that $g_q^* = g_{Si} + G_q + \delta g_q(V)$. In the following, we assume $g_{Si} = 2.0$. We use the gate-voltage controllable *g*-factor Stark shift to perform relative single-qubit $Z(\varphi_q) = e^{-i\varphi_q\sigma_z/2}$ gates by synchronously shuttling the qubit onto a QD structure (see columns d + 1 and d + 3 in Fig. 2a) with predetermined dc gate voltages. Spins encoding the qubit state remain at the same site for a fixed time τ_{1Q} to acquire some phase (relative to a spin with $g = g_{Si}$) before synchronously shuttling forward. The gate $Z(\varphi_q)$ is achieved by selecting a suitable *g*-factor shift

$$\delta g_q(V) = \frac{\varphi_q - 2\pi r_q}{\mu_B B_0 \tau_{1Q} \hbar^{-1}}.$$
 (1)

Here, $r_q \in [0, 1)$ is selected from $G_q \mu_B B_0 \tau_{1Q} \hbar^{-1} \coloneqq 2\pi (n_q + r_q)$, for $n_q \in \mathbb{Z}$. Since we only require phase matching up to 2π , the site-to-site randomness G_q only contributes via $2\pi r_q$ which remains in the same order of magnitude for any G_q . As a result, the randomness does not affect the required tuneability to attain a rotation angle over a target gate time. Similarly, systematic phase shifts arising from the other QDs involved in shuttling can be accounted for as an effective contribution to G_q and corrected in the same way. The order of magnitude of $\delta g_q(V)$ required to generate a π phase shift at varying τ_{1Q} and B_0 is plotted in Fig. 3a, where we take $G_q = 0$ for simplicity. Tunabilities of at least $\delta g \approx \pm 3.6 \times 10^{-5}$ and $\delta g \approx \pm 3.6 \times 10^{-4}$ are required at $B_0 = 1$ T for $\tau_{1Q} = 1$ μ s and $\tau_{1Q} = 0.1 \ \mu$ s, respectively.

from the charge configuration $(n_{q+1} n_q n_{q-1}) = (001)$ (blue circle marker) to (010) (red star marker), and to (100) (blue triangle marker). **c** In the perfectly compensated case with *g*-factor tuning, the (010) region opens up during the shuttling sequence. **d** In the non-compensated case, adjusting V_q to tune the *g*-factor at *q* causes the (010) region to shift away from the ground state charge configurations. **e** Electric field gradients evaluated along the cut shown as a grey dotted line in (**d**). Electric field gradients due to V_q are denoted as blue, and those due to V_{μ} as orange traces. **f** Estimated fidelity of $Z(\pi)$ as a function of variance in actual gate duration and voltage noise affecting δg , with fixed $\sigma_G = 10^{-3}g_{Si}$, $B_0 = 1$ T, and $\tau_{1Q} = 1 \, \mu$ s. (see main text).

To realise such Stark shifts, we propose to employ the plunger gate as the *g*-factor tuning gate, and a neighbouring gate as a μ -compensating gate (gate labelled with μ in Fig. 3b). This additional compensating gate is required to ensure the electrochemical potentials (see Supplementary Note 3), and hence QD electron occupancies remain correct under the applied electric field for *g*-factor tuning, as illustrated in the triple QD stability diagrams shown in Fig. 3c, d. In planar MOS, the plunger gate contributes dominantly to E_{zx} while the μ -compensating gate electric field mostly to E_{xx} at site *q*, having negligible effect on the *g*-factor. In etched silicon devices, due to two facets of Si/SiO₂ interface (Fig. 2f), we expect both split gates to contribute to the Stark shift, but as long as the effects of the two gates to the *g*factor Stark shift and the electrochemical potential shift are asymmetric, the pair of gates allows to compensate for the shift in the electrochemical potential.

Analytical estimates for the *E*-field derivatives $\partial E_z/\partial V_j$ and $\partial E_x/\partial V_j$ due to the plunger and μ -compensating voltages V_q and $V_{\mu\nu}$ as a function of longitudinal position *x*, close to the MOS interface, are plotted in Fig. 3e, with simulation details given in Supplementary Note 3. The estimated values of the E_z -gradient at site *q*, together with a conservative figure of $\partial g/$ $\partial E_z = \pm 1 \times 10^{-3} \, (\text{MV/m})^{-1}$ suggest a required voltage shift $dV_q = 615 \text{ V} \times \delta g_q$. For example, a target Stark shift $\delta g_\pi = \pm 3.6 \times 10^{-5}$, would require the dc bias on the gate to be shifted $dV_q = \pm 22 \text{ mV}$. The corresponding change in μ_q can be compensated with the μ -compensating gate, by setting the voltage $dV_\mu \approx - \alpha_{qq}/\alpha_{q\mu}dV_q$, where α_{ij} is the lever arm between QD at site *i* and gate *j* (see Supplementary Note 3).

We evaluate the sensitivity of this $Z(\varphi_q)$ gate to noise using the so-called process fidelity⁶⁵ between an ideal and a noisy unitary gate, for the case of $\tau_{1Q} = 1.0 \ \mu s$ and $B_0 = 1.0 \ T$. We sample a value for G_q from a normal distribution with width σ_G set to $10^{-3}g_{\text{Si}}$, and use it to find δg_q (Eq. (1)) to hit $\varphi_q = \pi$ for an ideal gate. For the noisy gate, we consider shuttling time errors of magnitude $\delta \tau$ that lead to gate time errors, and fluctuations in the gate voltage, δV_q , which lead to impacts in the g-factor according to $\delta g_q = \delta V_q/615 \ V$. For




Fig. 4 | Two-qubit gate family from nearest-neighbour exchange. a Bloch sphere two-qubit dynamics on the $m_z = 0$ subspace under nearest-neighbour exchange. The $m_z = 0$ states rotate around an axis defined by the relative magnitudes of exchange strength and Zeeman energy difference. **b**–e Circuit identities for the unitary time evolution $U_{\rm NNE}(\epsilon, \varphi, \chi)$ Eq. (3), describing nearest-neighbour exchange in the presence of Zeeman energy differences. Multiples of $2\pi n$ are left out of the rotation angles for simplicity. **b**, **c** Choice of rotation angle $\varphi = \pi + 2\pi n$ realises the phase gates (**b**) CPhase and (**c**) Ising ZZ-rotation gate. **d** Choice of $\varphi = \pi/2 + 2\pi n$ realises a gate close to the Givens rotation, where the rotation angle χ depends on the ratio

example, shuttling time error is thus assumed to change the gate time from τ_{1Q} to $\tau_{1Q} + \delta \tau$. These noise contributions $\delta \tau$ and δV_q are also sampled from normal distributions with varying widths of σ_{τ} and σ_{v_2} , respectively.

In Fig. 3(f), we plot the resulting $Z(\pi)$ fidelities, averaged over 1000 samples at each pair of noise levels. We find that the noise sources for the gate time and *g*-tuning errors add up independently. Noise levels of $\sigma_r \leq 0.08$ ns, i.e. ~ $10^{-2}\tau_s$ for the target shuttling time of $\tau_s = 10$ ns, and $\sigma_V \leq 100 \,\mu\text{V}$ are required to achieve $\mathcal{F}[Z(\varphi_q)] \geq 0.9999$. Charge noise acts equivalently to gate voltage fluctuations. Based on state-of-the art charge noise spectral densities in industrial SiMOS devices^{42,66,67}, we would expect voltage fluctuations of $\sigma_V \approx 30...90 \,\mu\text{V}$ over a bandwidth of $1 \,\text{Hz} - 1 \,\text{GHz}$, which is sufficient for our fidelity requirements, whereas there is less experimental data available on timing errors in shuttling.

Two-qubit gate family with gate-voltage-tuneable exchange

To perform two-qubit operations, qubits are shuttled to neighbouring sites that connect adjacent pipes, in order to introduce an exchange interaction whose strength, J_{ij} , can be estimated by

$$J_{ij} \approx \frac{2t_{ij}^2 \Delta K}{\left[(\Delta K)^2 - \epsilon(t)^2 \right]}.$$
 (2)

Here, $\epsilon(t)$ is the detuning of the single-particle level spacings proportional to chemical potentials and ΔK is the difference between the on-site and intersite charging energies. J_{ij} can thus be in-situ modulated by the detuning using the plunger gates, or the tunnel coupling using the barrier gates. Both knobs can modulate the exchange strength over several order of magnitude. We choose to use module the tunnel coupling to allow us to operate in the centre of the (1, 1) charge configuration, where charge noise is minimised^{68,69}.

In the logic basis $\{|\uparrow_i\uparrow_j\rangle, |\uparrow_i\downarrow_j\rangle, |\downarrow_i\uparrow_j\rangle, |\downarrow_i\downarrow_j\rangle\}$, the interaction between two exchange-coupled spins with a Zeeman energy difference ΔE_Z (see Supplementary Note 4) generates time-evolution which is analogous to the single-qubit semiclassical Rabi dynamics in the $m_z = 0$ subspace, while

 $\Delta E_Z/J_{ij}$. **e** The SWAP-rotation gate can be constructed from the native unitary gate with $\varphi = \pi/2 + 2\pi n$ and $\chi = \pi/4$, as two such native operations separated by singlequbit *Z*-rotation gates. The phases of the $m_z = \pm 1$ components are fixed by subsequent application of another phase gate and single-qubit *Z*-rotations. **f** Bloch sphere representation of the SWAP-rotation identity of (**e**). **g**-**i** Fidelities for the native gates with (**g**) $\phi = \pi + 2\pi n$, realising the Ising *ZZ*-rotation gate, and (**h**) $\phi = \pi/2 + 2\pi n$, realising the Givens(χ) SWAP operation, which, for $\chi = \pi/4$ is used in the composition of SWAP(θ) (see **e**), and (**i**) the composite SWAP(θ) rotation gate as a function of rotation angles and tunnel coupling variance σ_{t_n}/t_{ij} .

the decoupled $m_z = \pm 1$ subspaces merely acquire phases according to their Larmor frequencies. In this analogy, within the $m_z = 0$ subspace, $\Delta_{ij} \approx \Delta E_Z$ corresponds to the qubit-drive detuning, J_{ij} to the transversal coupling strength, and $\Omega_{ij} = \sqrt{\Delta_{ij}^2 + J_{ij}^2}/h$ to the Rabi frequency.

This time evolution is our native two-qubit operation. To classify the resulting operations, we may represent the unitary operation with two angle variables, as

$$\begin{split} U_{\text{Nat}}(\epsilon,\varphi,\chi) &\stackrel{\circ}{=} e^{i\varphi\cos(\chi)} \\ \times \begin{pmatrix} e^{-i\varphi_{Z}-i\alpha(\varphi,\chi)} & 0 & 0 & 0 \\ 0 & \left[\cos(\varphi)+i\sin(\chi)\sin(\varphi)\right] & -i\cos(\chi)\sin(\varphi) & 0 \\ 0 & -i\cos(\chi)\sin(\varphi) & \left[\cos(\varphi)-i\sin(\chi)\sin(\varphi)\right] & 0 \\ 0 & 0 & 0 & e^{i\varphi_{Z}-i\alpha(\varphi,\chi)} \end{pmatrix}. \end{split}$$

$$\end{split}$$

$$\end{split}$$

$$\end{split}$$

$$\end{split}$$

$$\end{split}$$

$$\end{split}$$

$$\end{split}$$

Using this parameterization (also see Supplementary Note 4), we observe that dynamics in the $m_z = 0$ subspace is analogous to the single-qubit dynamics under the semiclassical Rabi Hamiltonian. This analogue is illustrated using a Bloch sphere in Fig. 4a. Here, the angle $\varphi = \Omega_{ij}\tau_{2Q}$ is set by the gate time τ_{2Q} and the frequency Ω_{ij} , the Rabi frequency analogue. The angle $\chi = \arctan(x)$ is set by the ratio $x = \Delta_{ij}/J_{ij}$. Here, Δ_{ij} is the detuning-analogue, and J_{ij} the transversal coupling analogue. The angle χ is the analogue of the angle complementary to the single-qubit effective magnetic field polar angle $\arccos(\Delta_{ij}/\Omega_{ij})$ via $\arccos(\Delta_{ij}/\Omega_{ij}) = \arccos(x)$. We also have $\varphi_Z = (E_Z + \Delta E_Z)\varphi/\Omega_{ij}$, and $\alpha(\varphi, \chi) = \varphi \cos(\chi)$. When $x \to 0$, coinciding with negligible Zeeman energy differences, the native operation (3) reduces to the SWAP-rotation with the rotation angle given by φ (viewed from the frame from which $E_Z = 0$). But even in the presence of ΔE_Z , the native operation (3) can be used to realise several familiar two-qubit operations. Figure 4b–e illustrates some circuit identities obtained from it.

One way to engineer desired gates starts by considering interaction times that correspond to particular numbers of completed rotations with respect to the single-qubit analogue of the Rabi frequency. In doing so, are left to fix χ to define the operation. Since we largely do not control the Zeeman energy difference, we choose the polar angle analogue with J_{ij} . By choosing $\varphi = \pi + 2\pi n$, we realise the diagonal two-qubit phase gates⁷⁰, as

$$Z(\varphi_{11}) \otimes Z(\varphi_{11})e^{-i\alpha - i\varphi}U_{\text{Nat}}(\epsilon = 0, \varphi = \pi + 2\pi n, \chi)$$

= CPhase[-2\alpha(\varphi = \pi + 2\pi n, \chi)]. (4)

where we have defined $\varphi_{11} = -\varphi_Z - \alpha(\varphi, \chi)$, and

$$Z(-\varphi_Z) \otimes Z(-\varphi_Z) U_{\text{Nat}}(\epsilon, \varphi = \pi + 2\pi n, \chi)$$

= Ising $[\alpha(\varphi = \pi + 2\pi n, \chi) + \pi].$ (5)

The circuits are visualised in Fig. 4b, c. See Supplementary Note 5 for their matrix representations. These gates are maximally entangling (for certain rotation angles), but e.g. the SWAP gate, or any non-diagonal gate using just phase gates and single-qubit Z-rotations is not possible. In general, a larger set of gates allows more efficient decompositions for algorithms. For example, the variational eigensolvers for the Fermi-Hubbard model natively decompose into SWAP-rotations and single-qubit Z-rotations, so we show how to construct the SWAP-rotation from the native operation.

By instead choosing $\varphi = \pi/2 + 2\pi n$, we obtain a gate close to the socalled Givens rotation (see Supplementary Note 5), as

$$Z(\varphi_{11} + \pi/2) \otimes Z(\varphi_{11} + \pi/2)e^{-i\alpha + i\varphi}$$

$$\times U_{\text{Nat}}(\epsilon, \varphi = \pi/2 + 2\pi n, \chi)$$

$$\in \text{CPhase}\left[-2\alpha(\pi/2 + 2\pi n, \chi) + \pi\right] \text{Givens}(\chi)\text{SWAP}.$$
(6)

The circuit identity is illustrated in Fig. 4d. The angle of the Givens rotation is controllable with the polar angle analogue, although not all rotation angles are attainable equally easily. In particular, rotation angles of 0 and $\pi/2$ would require negligible Zeeman energy difference or exchange strength, respectively. However, these cases are not interesting, since in the absence of Zeeman energy differences, we may employ a SWAP-rotation gate, and in the absence of an interaction the operation is non-entangling.

The rotation angle $\chi = \pm \pi/4$ corresponds to the case where the (absolute value of the) Zeeman energy difference is equal to the exchange strength. Here, the $m_z = 0$ matrix elements simplify to $|U_{\text{Nat}}(\epsilon, \pi/2, \pi/4)_{ij}| = 1/\sqrt{2}$. The native operation $U_{\text{Nat}}(\epsilon, \pi/2, \pi/4)$ thus acts as a controlled Hadamard operation for the $m_z = 0$ subspace. The operation can be used to convert single-qubit $Z(\theta)$ -rotations into SWAP-rotations, as

$$SWAP(\theta) = -e^{-i\theta \pm i\pi} Z(-2\varphi_Z) \otimes Z(-2\varphi_Z) Ising[-\theta - 2\alpha - 2\varphi] \\ \times U_{Nat}(\epsilon, \frac{\pi}{2}, \pm \frac{\pi}{4}) Z(\pm \theta) \otimes Z(\mp \theta) U_{Nat}(\epsilon, \frac{\pi}{2}, \pm \frac{\pi}{4}).$$
(7)

The circuit is illustrated in Fig. 4e. We have written the circuit identity using the Ising gate for clarity, but in realising it using Eq. (5), we may absorb the *Z*-rotations into the final step, reducing physical gates from 6 to 5. It provides an exact method to perform SWAP-rotation operations, including the non-entangling SWAP gate, in the presence of Zeeman energy differences See e.g. refs. 71,72 for prior, related works discussing the non-entangling SWAP gate in the $m_z = 0$ subspace. The fidelity of this operation does not depend on the magnitude of ΔE_Z (as long as an equally large exchange strength is attainable), which means that the gate decomposition can be used with e.g. micromagnets, with which $\Delta E_Z = O(1 - 10 \text{ GHz})^{39}$.

The $\sqrt{\text{SWAP}}$ operation obtained using identity (7) is visualised on the $m_z = 0$ Bloch sphere as a trajectory for the initial state $|\downarrow\uparrow\uparrow\rangle$ in Fig. 4f. The strategy for choosing parameters for the $\varphi = \pi/2 + 2\pi n$ operation is as follows (also see Supplementary Note 6 for further details). Knowing ΔE_Z , we set $J_{ij} = |\Delta E_Z|$. We are required to set the gate time, as $\tau = (\pi/2 + 2\pi n)/(\sqrt{2}J_{ij})$. The gate time is limited by a minimum set by

 ΔE_Z , and a resolution $2\pi n/(\sqrt{2}J_{ij})$, but we may use *g*-factor tuneability at QD *j* for fine-tuning τ (after which J_{ij} is recalculated). Smaller *g*-factor tuneability then requires a longer gate time to minimise gate time errors.

For example, setting the target gate time and rotation angle, as $\tau = 1 \ \mu s$, and $\chi = \pi/4$, respectively, and assuming $\Delta K = 1 \ \text{meV}$, $\sigma_G = 10^{-3} g_{\text{Si}}$, $B_0 = 1 \ \text{T}$ yields the desired Givens-like gate with $x = \pm 1$, and with average exchange strength, number of rotations, and average timing errors of $J_{ij} \approx 32 \ \text{MHz}$, $n \approx 45$, and $\delta \tau_{2Q} \approx 0.1 \ \text{ns}$. For the phase gates, the protocol is similar, but x is solved from the desired rotation angle. We note that typically, the two-qubit gates impose an independent restriction to the *g*-factor tuneability to ensure that fidelities are not limited by gate timing errors, which we find to be higher than the requirements for single-qubit gates. For example, in the above, we require $\sim \delta g \ge \pm 1 \times 10^{-4}$ (corresponding to $dV_q \le \pm 61 \ \text{mV}$).

The process fidelities of the native $\text{Ising}(\alpha + \pi)$, $\text{Givens}(\chi)$ SWAP, and composite SWAP(θ) operations are shown in Fig. 4(g)–(i), as a function of rotation angle and relative variance in tunnel coupling noise, $\sigma_{t_{ij}}/t_{ij}$. They are evaluated using the exact perturbative Hamiltonian (Supplementary Note 4), at $\epsilon = 0$. We average over N = 1000 random *g*-factor pairs. For the Givens-like gate, we determine the sign of χ from the sign of the *g*-factor difference. All gates enable fidelities $\mathcal{F} \ge 0.9999$ for sufficiently low noise in the tunnel coupling. For example, charge noise in the barrier gate voltage propagates to noise in the tunnel coupling. The dependence of both rotation angles on tunnel coupling is reflected in the fidelities: angles that require higher t_{ij} are more sensitive to tunnel coupling noise. However, since the rotation angles of the SWAP-rotation gate (7) arise from single-qubit *Z*-rotations, it's fidelity is approximately independent of rotation angles, and expected to be limited by the fidelity of the Givens(χ)SWAP operation.

Transversal rotation gates

A gate set enabling universal quantum computing requires another singlequbit gate besides the $Z(\varphi_q)$ gate and a maximally entangling two-qubit gate⁷³. To this end, we propose to realise a globally applied $\sqrt{X} = \mathbf{I}(1+i)/2 + \sigma_x(1-i)/2$. The gate composes into a single-qubit rotation gate e.g. via the identity $Y(\varphi_q) := \sqrt{X}Z(\varphi_q)\sqrt{X}^{\dagger}$.

In the nanogrid, a \sqrt{X} gate can be applied globally by providing a small B_1 perpendicular to B_0 from large resonant structures, such as a dielectric 3D cavity resonator⁷⁴, or a superconducting resonator based on a coplanar waveguide patterned e.g. over the metal gate layers⁷⁵, with a resonance frequency coinciding with the average qubit frequency $f_{\text{Si}} \approx 28$ GHz, and a quality factor $Q \approx 100$ to cover a bandwidth of 280 MHz corresponding to $G_q \leq \pm 10^{-2}$ (>5 σ_G , assuming $\sigma_G = 10^{-3}g_{\text{Si}}$). Global control allows avoiding issues related to crosstalk and impedance matching, which would be a challenge with partially or fully local broadband structures⁷⁶.

The global X-control together with pipelining provides an extra limitation for the circuit compilation and density of pipelining. Since all qubits on the pipeline undergo the \sqrt{X} pulses, the algorithms must be compiled with periodic X-control. A simple example code block for the pipelined, global-X-controlled compilation is given by

$$\left[Z(\theta_1), X(\pi/2), Z(\theta_2), Z(\theta_3), X^{\dagger}(\pi/2), \text{Native}(\theta_4)\right] \times D/6, \quad (8)$$

where Native(θ_4) is a native two-qubit gate of the system, as discussed in "Two-qubit gate family with gate-voltage-tuneable exchange". This code block allows pipelining at a filling density of one in every three (logical) columns. The code block (8) maps to an equal density of single-qubit *Z*-rotation gates, *Y*-rotation gates, and native two-qubit interactions. Due to the variations in *g*-factor discussed above, driving all spins with a single drive tone is challenging. We instead opt for multitone driving and frequency binning⁷⁷, which is discussed in Supplementary Note 8. We show that reaching a crosstalk-limited fidelity $\mathcal{F} \ge 0.9999$ for a qubit distribution with $G_q \le \pm 10^{-2}$ is feasible with 112 drive tones and a bin width $v_{\text{bin}}/(2\pi) \ge 5$ MHz.

Application as bespoke hardware for a NISQ eigensolver

We summarise the proposed qubit control protocols for operating the silicon spin qubit pipeline from "Implementation with silicon quantum

Operation	Symbol	Time	Method
Shuttling	τ_s	10 ns	Global bucket-brigade pulses
Single-qubit Z-rotations	τ_{1Q}	1 µs (0.1 µs)	Local g-factor Stark shifts
Single-qubit X-rotations	τ _{1X}	$3 au_{1Q} + 8 au_{s} = 3.06\mu s$ (0.36 μs)	Global B1-drive frequency bins
Two-qubit native gates	τ_{2Q}	1 µs (0.1 µs)	Native exchange interaction
Two-qubit phase gates	τ_{2P}	$ au_{2Q} + au_{1Q} + 3 au_s = 2.0\mu s (0.23\mu s)$	Composite from native gates and Z-rotations
Two-qubit SWAP-rotations	τ_{2S}	$3\tau_{2Q} + 2\tau_{1Q} + 12\tau_s = 5.1\mu s (0.62\mu s)$	Composite from native gates and Z-rotations

Summary of the protocols introduced in "Implementation with silicon quantum dots". We have marked the gate times assuming $\tau_{1Q} = \tau_{2Q} = 0.1 \, \mu s$ in parenthesis. Numbers that are not in parentheses assume $\tau_{1Q} = \tau_{2Q} = 1 \, \mu s$. Faster gate times require higher attainable *g*-factor tuning to prevent gate time errors from dominating the infidelities.

Table 3 | NISQ Fermi-Hubbard eigensolver run-time on the pipeline

Eigensolver flow level	Symbol	Run-time overhead	Pipelined run-time overhead
Run-time per circuit configuration	$ au_{config}$	$\begin{bmatrix} D_{1Q} (\tau_{1Q} + 3\tau_s) + D_{2Q} (\tau_{2S} + 3\tau_s) \end{bmatrix} N_{\text{reps}} = 26 \text{ m}$ (3.8 min)	$\left[\left(D_{1Q} + 2N_{\text{reps}} \right) (\tau_{1Q} + 3\tau_{\text{s}}) + \left(D_{2Q} + 2N_{\text{reps}} \right) (\tau_{2S} + 3\tau_{\text{s}}) \right] = 1.7 \text{ s} (0.25 \text{ s})$
Circuit configurations	N _{configs}	3900	3900
Iterations	N _{iters}	100	100
Total run-time	$ au_{run}$	$N_{iters}N_{configs}\tau_{config} = 230 \text{ months}$ (35 months)	$N_{\rm iters}N_{\rm configs}\tau_{\rm config}$ = 7.9 days (11 h)

The times in parentheses assume $\tau_{1Q} = \tau_{2Q} = 0.1 \,\mu$ s, whereas otherwise we assume, that $\tau_{1Q} = \tau_{2Q} = 1 \,\mu$ s.

dots" in Table 2. The requirements of synchronous shuttling, lack of local runtime control, and qubit frequency variability leads to protocols where we fix gate times and adjust qubit frequencies with dc voltage tuneable parameters, namely the *g*-factor (qubit frequency) and the exchange strength. Each of these protocols are feasible up to fidelities $\mathcal{F} \ge 0.9999$ in the presence of noise, in the realistic scenario where qubit frequency variabilities are larger than the frequency tuneability.

We now exemplify how these elements propagate into solving a quantum computing problem in the NISQ era. Here, we focus on the variational eigensolver for the Fermi-Hubbard model, where the resources required to run the algorithm on a set of physical qubits have been estimated in¹⁸, and where the task is to estimate the ground state of a 5×5 Fermi-Hubbard Hamiltonian. See supplementary Note 9 for details of this algorithm. At the low level, the algorithm breaks down into SWAP-, and singlequbit Z-rotation gates for the so-called (simulated) state initialisation and (simulated) state evolution stages, while the bit-string (physical qubit) initialisation and readout stages also require qubit-selective qubit-flip $X(\pi)$ and basis-change $X(\pi/2)$ operations. We assume that we are not limited by initialisation or readout times. That is, we assume that the initialization and readout times are as fast as the clockspeed of $1 \mu s$. The single-qubit gate times, and the two-qubit gate time errors are upper limited by the qubit frequency tuneability. While the tuneability has not been studied on a large number of devices, based on the literature, we expect the processor clockspeeds no slower than 1 MHz (at $B_0 = 1$ T). This means that to run an algorithm of depth 10000, for example, we require qubit $T_2^* \ge 10$ ms.

We summarise the estimated pipelined run-time, and contributions to the run-time, of the Fermi-Hubbard variational eigensolver in Table 3, using the resource estimates from¹⁸. There are several layers at the high level. The algorithm requires a number of iterations. Each iteration consists of a number of runs, which is equal to the number of circuit configurations multiplied by runs per configuration. The number of circuit configurations, in turn, is determined by the number of parameters, number of measured observables, and the number of noise levels, which is part of an error mitigation protocol⁷⁸. The number of runs per configuration is determined by the number of runs for one parameter, to measure one set of commuting observables, and the extra sampling cost for error mitigation. For each parameter-observable-set-specific run, we may then evaluate the circuit run time. Two types of classical parallelisation are possible. As discussed in "Qubit pipeline", pipelining allows to perform N_r number of repetitions for a circuit of depth D in time $(D + N_r)\tau$. For example, at maximal filling, this runtime scaling is $(D + 2N_r)\tau$. For single-qubit and two-qubit gate depths of D_{1Q} and D_{2Q} , the run-time for N_r repetitions on the nanogrid pipeline (Fig. 2a) with three physical shuttling steps between gates is then $(D_{1Q} + 2N_r)$ ($\tau_{1Q} + 3\tau_s$) + $(D_{2Q} + 2N_r)(\tau_{2S} + 3\tau_s)$. For $D_{1Q} = 1174$ and $D_{2Q} = 2196^{18}$, and the gate time estimates for *Z*-rotation and SWAP-rotation gates from Table 2, we find that pipelining reduces the run-time per circuit configuration from 25.5 min (assuming $\tau_{1Q} = 1 \ \mu s$) to 1.74 s, i.e. by roughly a factor of 880.

We may also run e.g. different circuit configurations on different physical pipeline processors in parallel. To estimate the footprint of the pipeline processor, we expect the width of a single pipe to be ~340 nm, with a same-layer gate pitch of 100 nm. Likewise, we expect the length of a single qubit or two-qubit gate step to be ~190 nm. Then, for N = 25 qubits, and a circuit depth of $D = D_1 + D_2 = 1174 + 2196 = 3370$ quantum logic gates, we estimate the footprint of a single pipeline qubit processor to be 8.5 µm × 640.3 µm.

Discussion

We have analysed a qubit pipeline architecture for realizing gate based quantum computation in the NISQ era. The architecture minimizes runtime local control resources, utilizing instead global run-time, and local preconfiguration control. This is made possible by a combination of an increased qubit grid layout size, and by synchronized operation, where steps of qubit state shuttling and quantum logic gates alternate.

Having described the architectural paradigm, we focused on a physical implementation case-study in the SiMOS electron spin qubit platform. Here, we laid out qubit control protocols under the pipeline- and platformspecific restrictions, demonstrating each theoretically with NISQ-high fidelities while remaining robust against qubit frequency variabilities characteristic for the platform. Our main focus has been to address this frequency variability, while we may improve robustness against noise with bespoke control methods in the future. Most of the elements are possible to implement with present-day technology without further advances, but we expect more microwave engineering efforts to designing and testing switchable, dense transmission lines or resonators, and their ability to support a finite frequency bin. We then assessed the performance of this architecture for a NISQ variational eigensolver task. In the future, it may be possible to decrease the number of required gates per run by more directly utilising the native two-qubit gate family that arises from nearest neighbour exchange in the presence of Zeeman energy differences. The silicon spin qubit platform is well-suited to the pipeline approach, but the concept may also be implemented in other architectures, such as with trapped ions, or with superconducting qubits by replacing shuttling with SWAPs.

Indeed it would be an interesting topic of further work to explore an implementation based on SWAPs. There, the qubit grid remains fully occupied and stationary, and useful quantum information is transferred forward through the array (while states carrying no quantum information propagate in reverse). As before, the horizontal density of quantum information in the array can be adjusted as required (e.g. to accommodate initialisation and measurement times) by introducing buffer states which do not participate in the calculation. Back-propagating states or buffer states do not interfere with the calculation due to the non-entangling nature of the SWAP gate.

Data availability

The simulation data is available from the corresponding author upon reasonable request.

Received: 20 June 2023; Accepted: 15 February 2024; Published online: 12 March 2024

References

- 1. Preskill, J. Quantum computing and the entanglement frontier. Preprint at https://arxiv.org/abs/1203.5813 (2012).
- Lloyd, S. Ultimate physical limits to computation. *Nature* 406, 1047 (2000).
- Mizel, A., Lidar, D. A. & Mitchell, M. Simple proof of equivalence between adiabatic quantum computation and the circuit model. *Phys. Rev. Lett.* **99**, 070502 (2007).
- Nielsen, M. A. Cluster-state quantum computation. *Rep. Math. Phys.* 57, 147–161 (2006).
- Deutsch, D. E. Quantum computational networks. Proc. R. Soc. Lond. A. Math. Phys. 425, 73–90 (1989).
- Undseth, B. et al. Nonlinear Response and Crosstalk of Electrically Driven Silicon Spin Qubits. *Phys. Rev. Appl.* **19**, 044078 (2023).
- 7. Gonzalez-Zalba, M. et al. Scaling silicon-based quantum computing using CMOS technology. *Nat. Electron.* **4**, 872–884 (2021).
- 8. Benjamin, S. Schemes for parallel quantum computation without local control of qubits. *Phys. Rev. A* **61**, 020301 (2000).
- 9. Benjamin, S. C. Quantum computing without local control of qubitqubit Interactions. *Phys. Rev. Lett.* **88**, 017904 (2001).
- Fitzsimons, J. & Twamley, J. Globally controlled quantum wires for perfect qubit transport, mirroring, and computing. *Phys. Rev. Lett.* 97, 090502 (2006).
- 11. Laucht, A. et al. Electrically controlling single-spin qubits in a continuous microwave field. *Sci. Adv.* **1**, e1500022 (2015).
- 12. Wolfowicz, G. et al. Conditional control of donor nuclear spins in silicon using stark shifts. *Phys. Rev. Lett.* **113**, 157601 (2014).
- 13. Hansen, I. et al. Pulse engineering of a global field for robust and universal quantum computation. *Phys. Rev. A* **104**, 062415 (2021).
- Lim, Y. L., Beige, A. & Kwek, L. C. Repeat-until-success linear optics distributed quantum computing. *Phys. Rev. Lett.* 95, 030505 (2005).
- Moehring, D. L. et al. Entanglement of single-atom quantum bits at a distance. *Nature* 449, 68–71 (2007).
- Campagne-Ibarcq, P. et al. Deterministic remote entanglement of superconducting circuits through microwave two-photon transitions. *Phys. Rev. Lett.* **120**, 200501 (2018).
- 17. Bernien, H. et al. Heralded entanglement between solid-state qubits separated by three metres. *Nat* **497**, 86–90 (2013).
- Cai, Z. Resource estimation for quantum variational simulations of the Hubbard model. *Phys. Rev. Appl.* 14, 014059 (2020).

- Cade, C., Mineh, L., Montanaro, A. & Stanisic, S. Strategies for solving the Fermi-Hubbard model on near-term quantum computers. *Phys. Rev. B* 102, 235122 (2020).
- Kivlichan, I. D. et al. Quantum simulation of electronic structure with linear depth and connectivity. *Phys. Rev. Lett.* **120**, 110501 (2018).
- 21. Steudtner, M. & Wehner, S. Quantum codes for quantum simulation of fermions on a square lattice of qubits. *Phys. Rev. A* **99**, 022308 (2019).
- 22. Derby, C., Klassen, J., Bausch, J. & Cubitt, T. Compact fermion to qubit mappings. *Phys. Rev. B* **104**, 035118 (2021).
- Seidler, I. et al. Conveyor-mode single-electron shuttling in Si/SiGe for a scalable quantum computing architecture. *npj Quantum Inf.* 8, 1–7 (2022).
- McArdle, S., Endo, S., Aspuru-Guzik, A., Benjamin, S. C. & Yuan, X. Quantum computational chemistry. *Rev. Mod. Phys.* 92, 015003 (2020).
- Harrow, A. W., Hassidim, A. & Lloyd, S. Quantum algorithm for linear systems of equations. *Phys. Rev. Lett.* **103**, 150502 (2009).
- Li, R. et al. A crossbar network for silicon quantum dot qubits. *Sci. Adv.* 4, eaar3960 (2018).
- 27. Vandersypen, L. et al. Interfacing spin qubits in quantum dots and donors-hot, dense, and coherent. *npj Quantum Inf.* **3**, 34 (2017).
- Boter, J. M. et al. Spiderweb array: A sparse spin-qubit array. *Phys. Rev. Appl.* 18, 024053 (2022).
- 29. Li, R. et al. A flexible 300 mm integrated Si MOS platform for electronand hole-spin qubits exploration. In *2020 IEDM*, 38–3 (IEEE, 2020).
- Veldhorst, M. et al. An addressable quantum dot qubit with faulttolerant control-fidelity. *Nat. Nanotechnol.* 9, 981 (2014).
- Lawrie, W. et al. Quantum dot arrays in silicon and germanium. *Appl. Phys. Lett.* **116**, 080501 (2020).
- 32. Xue, X. et al. Quantum logic with spin qubits crossing the surface code threshold. *Nat* **601**, 343–347 (2022).
- Yang, C. H. et al. Silicon qubit fidelities approaching incoherent noise limits via pulse engineering. *Nat. Electron.* 2, 151–158 (2019).
- Tanttu, T. et al. Consistency of high-fidelity two-qubit operations in silicon. Preprint at https://arxiv.org/abs/2303.04090 (2023).
- Yoneda, J. et al. A quantum-dot spin qubit with coherence limited by charge noise and fidelity higher than 99.9%. *Nat. Nanotechnol.* 13, 102 (2018).
- Mills, A. R. et al. Two-qubit silicon quantum processor with operation fidelity exceeding 99%. *Sci. Adv.* 8, eabn5130 (2022).
- 37. Yoneda, J. et al. Coherent spin qubit transport in silicon. *Nat. Commun.* **12**, 4114 (2021).
- Noiri, A. et al. A shuttling-based two-qubit logic gate for linking distant silicon quantum processors. *Nat. Comms* 13, 5740 (2022).
- Sigillito, A. J., Gullans, M. J., Edge, L. F., Borselli, M. & Petta, J. R. Coherent transfer of quantum information in a silicon double quantum dot using resonant SWAP gates. *npj Quantum Inf.* 5, 1–7 (2019).
- Corna, A. et al. Electrically driven electron spin resonance mediated by spin-valley-orbit coupling in a silicon quantum dot. *npj Quantum Inf.* 4, 1–7 (2018).
- Camenzind, L. C. et al. A hole spin qubit in a fin field-effect transistor. Nat. Electron. 5, 78–183 (2022).
- 42. Zwerver, A. et al. Qubits made by advanced semiconductor manufacturing. *Nat. Electron.* **5**, 184–190 (2022).
- Crawford, O., Cruise, J., Mertig, N. & Gonzalez-Zalba, M. Compilation and scaling strategies for a silicon quantum processor with sparse two-dimensional connectivity. *npj Quantum Inf.* 9, 13 (2023).
- Vigneau, F. et al. Probing quantum devices with radio-frequency reflectometry. *Appl. Phys. Rev.*10 https://doi.org/10.1063/5. 0088229 (2023).
- Burkard, G., Gullans, M. J., Mi, X. & Petta, J. R. Superconductor–semiconductor hybrid-circuit quantum electrodynamics. *Nat. Rev. Phys.* 2, 129–140 (2020).
- Yang, T.-Y. et al. Quantum transport in 40-nm MOSFETs at deepcryogenic temperatures. *IEEE Electron Device Lett.* 41, 981–984 (2020).

- Bavdaz, P. et al. A quantum dot crossbar with sublinear scaling of interconnects at cryogenic temperature. npj Quantum Inf. 8, 86 (2022).
- 48. Baart, T. A. et al. Single-spin CCD. Nat. Nanotechnol. 11, 330 (2016).
- Baart, T. A., Jovanovic, N., Reichl, C., Wegscheider, W. & Vandersypen, L. M. K. Nanosecond-timescale spin transfer using individual electrons in a quadruple-quantum-dot device. *Appl. Phys. Lett.* **109**, 043101 (2016).
- 50. Zwerver, A. et al. Shuttling an electron spin through a silicon quantum dot array. *PRX Quantum* **4**, 030303 (2023).
- 51. Mills, A. R. et al. Shuttling a single charge across a one-dimensional array of silicon quantum dots. *Nat. Commun.* **10**, 1063 (2019).
- 52. Elzerman, J. M. et al. Single-shot read-out of an individual electron spin in a quantum dot. *Nat* **430**, 431–435 (2004).
- 53. Oakes, G. et al. Fast high-fidelity single-shot readout of spins in silicon using a single-electron box. *Phys. Rev. X* **13**, 011023 (2023).
- 54. Johnson, M. A. et al. Beating the thermal limit of qubit initialization with a Bayesian Maxwell's demon. *Phys. Rev. X* **12**, 041008 (2022).
- Borjans, F., Mi, X. & Petta, J. Spin digitizer for high-fidelity readout of a cavity-coupled silicon triple quantum dot. *Phys. Rev. Appl.* 15, 044052 (2021).
- Ciriano-Tejel, V. N. et al. Spin readout of a CMOS quantum dot by gate reflectometry and spin-dependent tunneling. *PRX Quantum* 2, 010353 (2021).
- von Horstig, F.-E. et al. Multi-module microwave assembly for fast read-out and charge noise characterization of silicon quantum dots. Preprint at https://arxiv.org/abs/2304.13442 (2023).
- Niegemann, D. J. et al. Parity and singlet-triplet high-fidelity readout in a silicon double quantum dot at 0.5 K. PRX Quantum 3, 040335 (2022).
- Weinstein, A. J. et al. Universal logic with encoded spin qubits in silicon. *Nat* 615, 817–822 (2023).
- Philips, S. G. et al. Universal control of a six-qubit quantum processor in silicon. *Nat* 609, 919–924 (2022).
- Urdampilleta, M. et al. Gate-based high fidelity spin readout in a CMOS device. *Nat. Nanotechnol.* 14, 737–741 (2019).
- Ruskov, R., Veldhorst, M., Dzurak, A. S. & Tahan, C. Electron g-factor of valley states in realistic silicon quantum dots. *Phys. Rev. B* 98, 245424 (2018).
- 63. Veldhorst, M. et al. Spin-orbit coupling and operation of multivalley spin qubits. *Phys. Rev. B* **92**, 201401 (2015).
- Ferdous, R. et al. Interface-induced spin-orbit interaction in silicon quantum dots and prospects for scalability. *Phys. Rev. B* 97, 241401 (2018).
- Mayer, K. & Knill, E. Quantum process fidelity bounds from sets of input states. *Phys. Rev. A* 98, 052326 (2018).
- Elsayed, A. et al. Low charge noise quantum dots with industrial CMOS manufacturing. Preprint at https://arxiv.org/abs/2212.06464 (2022).
- 67. Spence, C. et al. Probing charge noise in few electron CMOS quantum dots. Preprint at https://arxiv.org/abs/2209.01853 (2022).
- Reed, M. et al. Reduced sensitivity to charge noise in semiconductor spin qubits via symmetric operation. *Phys. Rev. Lett.* **116**, 110402 (2016).
- 69. Martins, F. et al. Noise suppression using symmetric exchange gates in spin qubits. *Phys. Rev. Lett.* **116**, 116801 (2016).
- Meunier, T., Calado, V. E. & Vandersypen, L. M. K. Efficient controlledphase gate for single-spin qubits in quantum dots. *Phys. Rev. B* 83, 121403 (2011).
- Hu, X. & Sarma, S. D. Spin-swap gate in the presence of qubit inhomogeneity in a double quantum dot. *Phys. Rev. A* 68, 052310 (2003).
- Petit, L. et al. Design and integration of single-qubit rotations and two-qubit gates in silicon above one Kelvin. *Commun. Mater.* 3, 82 (2022).
- Barenco, A. et al. Elementary gates for quantum computation. *Phys. Rev. A* 52, 3457–3467 (1995).
- 74. Vahapoglu, E. et al. Coherent control of electron spin qubits in silicon using a global field. *npj Quantum Inf.* **8**, 126 (2022).

- Rausch, D. S. et al. Superconducting coplanar microwave resonators with operating frequencies up to 50 GHz. *J. Phys. D Appl. Phys.* 51, 465301 (2018).
- 76. Dehollain, J. P. et al. Nanoscale broadband transmission lines for spin qubit control. *Nanotechnology* **24**, 015202 (2012).
- 77. Fogarty, M. A. Silicon edge-dot architecture for quantum computing with global control and integrated trimming. Preprint at https://arxiv. org/abs/2208.09172 (2022).
- Cai, Z. Multi-exponential error extrapolation and combining error mitigation techniques for nisq applications. *npj Quantum Inf.* 7, 80 (2021).

Acknowledgements

Balint Koczor is acknowledged for a useful discussion regarding gate fidelities. Ming Ni is acknowledged for a useful discussion about previously studied strategies for implementing SWAP-rotations in the presence of Zeeman energy differences. SMP acknowledges the Engineering and Physical Sciences Research Council (EPSRC) through the Centre for Doctoral Training in Delivering Quantum Technologies (EP/L015242/1). MFGZ acknowledges support from UKRI Future Leaders Fellowship [grant number MR/V023284/1].

Author contributions

Authors S.M.P., S.C.B. and J.J.L.M. contributed to the development of the main ideas. S.M.P. developed the qubit control protocols and performed the mathematical and numerical analysis with contributions from all authors (M.F.G.Z., M.A.F., Z.C., S.C.B., J.J.L.M.). M.F.G.Z. contributed to the development of readout and transversal control protocols. Z.C. provided eigensolver resource estimates. S.M.P. wrote the manuscript with contributions from all authors.

Competing interests

The Authors declare no Competing Non-Financial Interests but the following Competing Financial Interests: S. M. Patomäki, S. C. Benjamin, and J. J. L. Morton are inventors in a relevant patent (PMA00568EP).

Additional information

Supplementary information The online version contains supplementary material available at

https://doi.org/10.1038/s41534-024-00823-y.

Correspondence and requests for materials should be addressed to S. M. Patomäki.

Reprints and permissions information is available at http://www.nature.com/reprints

Publisher's note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit http://creativecommons.org/licenses/by/4.0/.

© Crown 2024