Article

# Monolithic 3D integration of 2D transistors and vertical RRAMs in 1T–4R structure for high-density memory

Received: 19 June 2022

Accepted: 12 September 2023

Published online: 23 September 2023

Check for updates

Maosong Xie  $\mathbb{O}^{1,8}$ , Yueyang Jia  $\mathbb{O}^{1,8}$ , Chen Nie  $\mathbb{O}^2$ , Zuheng Liu  $\mathbb{O}^1$ , Alvin Tang  $\mathbb{O}^3$ , Shiquan Fan  $\mathbb{O}^4$ , Xiaoyao Liang  $\mathbb{O}^2$ , Li Jiang<sup>2,5,6</sup>, Zhezhi He  $\mathbb{O}^2 \boxtimes \&$ Rui Yang  $\mathbb{O}^{1,2,7} \boxtimes$ 

Emerging data-intensive computation has driven the advanced packaging and vertical stacking of integrated circuits, for minimized latency and energy consumption. Yet a monolithic three-dimensional (3D) integrated structure with interleaved logic and high-density memory layers has been difficult to achieve due to challenges in managing the thermal budget. Here we experimentally demonstrate a monolithic 3D integration of atomically-thin molybdenum disulfide (MoS<sub>2</sub>) transistors and 3D vertical resistive random-access memories (VRRAMs), with the MoS<sub>2</sub> transistors stacked between the bottomplane and top-plane VRRAMs. The whole fabrication process is integrationfriendly (below 300 °C), and the measurement results confirm that the topplane fabrication does not affect the bottom-plane devices. The MoS<sub>2</sub> transistor can drive each layer of VRRAM into four resistance states. Circuit-level modeling of the monolithic 3D structure demonstrates smaller area, faster data transfer, and lower energy consumption than a planar memory. Such platform holds a high potential for energy-efficient 3D on-chip memory systems.

With the development of data-intensive computation such as cloud computing, artificial intelligence, and edge computing, there is an increasing demand for bringing the high-density on-chip memory close to the computing units for efficient memory access and high computing performance<sup>1</sup>. The lateral dimension scaling of complementary-metal-oxide-semiconductor (CMOS) devices has been slowing down, which limits the on-chip memory capacity, while off-chip dynamic random-access memory (DRAM) usually incurs long latency and high energy consumption. Advanced packaging technologies using 2.5-dimensional (2.5D) silicon interposers and three-dimensional (3D) die stacking have been actively explored for higher integration density in the package. However, such integration is

dependent on the costly through-silicon vias (TSVs), which usually have large pitch, poor yield, and low reliability<sup>2</sup>.

Monolithic 3D system features fine-grained integration of logic and memory layers, interconnected by dense nanoscale inter-layer vias (ILVs). This can result in up to 1000-fold reduction of energy–delay product in data-intensive applications due to the reduced latency and energy in memory access<sup>3</sup>. Such a monolithic 3D integration system requires the top-plane devices to be fabricated at low enough temperature (typically <400 °C)<sup>4</sup> to ensure a small thermal budget and avoid affecting the devices underneath<sup>5</sup>. Prototype monolithic 3D structures have been achieved based on CMOS over CMOS CoolCube<sup>TM</sup> system<sup>6</sup>, monolithically integrated metal-oxide-based

<sup>1</sup>University of Michigan—Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai, China. <sup>2</sup>School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China. <sup>3</sup>Department of Electrical Engineering, Stanford University, Stanford, California, USA. <sup>4</sup>School of Microelectronics, Xi'an Jiaotong University, Xi'an, Shaanxi, China. <sup>5</sup>MoE Key Lab of Artificial Intelligence, Shanghai Jiao Tong University, Shanghai, China. <sup>6</sup>Shanghai Qi Zhi Institute, Shanghai, China. <sup>7</sup>State Key Laboratory of Radio Frequency Heterogeneous Integration, Shanghai Jiao Tong University, Shanghai, China. <sup>8</sup>These authors contributed equally: Maosong Xie, Yueyang Jia. 🖂 e-mail: zhezhi.he@sjtu.edu.cn; rui.yang@sjtu.edu.cn

thin-film transistors for embedded DRAMs<sup>5</sup>, indium gallium zinc oxide (IGZO) transistors integrated with resistive random-access memories (RRAMs)<sup>7</sup>, as well as carbon nanotube transistors integrated with RRAMs<sup>4,8</sup>. Yet the logic and high-density memory materials and devices that are suitable for monolithic 3D integration are still not fully optimized, and require careful selection and active exploration.

Transistors made of two-dimensional (2D) semiconductors have a naturally passivated surface to reduce the surface roughness scattering, and have an atomically thin channel for enhanced gate control and suppression of short-channel effects, which make them highly promising for scaled logic devices below the 3-nm technology node $^{9-12}$ . In addition, although the growth of 2D materials is usually performed at elevated temperatures, the low transfer temperature (usually below 150 °C) makes 2D materials particularly suitable for vertical heterogeneous integration<sup>13</sup>. Molybdenum disulfide (MoS<sub>2</sub>) as a 2D semiconductor with a bandgap of ~2 eV for monolayer, has enabled fieldeffect transistors (FETs) with 1-nm gate length<sup>14,15</sup>, shown improved contact<sup>16,17</sup>, and been integrated in a large scale with high yield and uniformity<sup>18-20</sup>. Microprocessors, memory, and in-memory computing based on MoS<sub>2</sub> have also been demonstrated recently<sup>21-26</sup>. Therefore, MoS<sub>2</sub> FETs are suitable as logic circuits or selecting devices for memory in monolithic 3D integrated systems.

Besides logic devices, the choice of high-density memory devices is also essential for monolithic 3D integrated systems. Metal-oxide RRAMs are non-volatile, scalable to ultra-small device sizes (<5 nm), suitable for multi-level storage, and are compatible with CMOS back-end-of-line processes<sup>27-29</sup>. Based on such emerging nonvolatile memory, storageclass memory and in-memory computing systems have been demonstrated<sup>30-33</sup>. 2D materials are also suitable as the switching layer of resistive memories, with hexagonal boron nitride (h-BN) and MoS<sub>2</sub> RRAMs demonstrated in wafer scale<sup>34,35</sup>. In addition, 3D vertical RRAM (VRRAM) structures can further increase the memory density, which make them highly promising towards large-scale on-chip memory, physically unclonable functions, and in-memory computing<sup>36-45</sup>. 2D graphene has been used as the edge electrode in 3D VRRAMs<sup>46</sup>, and 2D transistors have been integrated with RRAMs or CMOS devices<sup>47-51</sup>. However, 2D transistors have not been integrated with 3D VRRAMs towards monolithic 3D integrated systems with high memory density.

In this work, we demonstrate the monolithic 3D integration of 2D MoS<sub>2</sub> FETs and HfO<sub>x</sub>-based 3D VRRAMs, forming a one-transistor-four-VRRAMs (1T-4R) structure, with high density of memory layers (up to 4 layers) per unit area, and high density of total stacked device layers (up to 5 device layers). Electrical characterizations show high uniformity among the four layers of VRRAMs, and confirm that the bottom-plane device functionality is maintained after top-plane device fabrication, thanks to the low fabrication temperature during the whole process (≤300 °C), which allows further integration of more device layers vertically. The 2D MoS<sub>2</sub> is grown by chemical vapor deposition (CVD) to enable uniform large-scale transistors, and the MoS<sub>2</sub> FETs drive and select the VRRAM cells for multiple switching cycles. We have measured 40 VRRAMs in each of the four layers on the same chip, which demonstrates the potential for large-scale integration. Each layer of VRRAM can store up to eight stable resistance states, where the memory density is further boosted by combining with our vertically stacked four VRRAM layers. We have also performed parallel set and reset measurements and simulations on VRRAMs driven by the same MoS<sub>2</sub> transistor to show the parallel programming capability of 3D VRRAM arrays. Circuit-level simulations show that compared with planar one-transistor-one-RRAM (1T-1R) configuration, such one-transistor-n-VRRAMs (1T-nR) 3D structure results in the reduction of memory area, read latency, and read energy consumption by up to 87.3%, 70.6% and 72.8%, respectively. Such structure is promising for continued vertical scaling towards an energy-efficient and high-density monolithic 3D integrated system.

#### Monolithic 3D device structure

To demonstrate the fine-grained integration of logic and memory layers, we use HfOx-based 3D VRRAMs as the high-density memory, which are selected and driven by the monolayer MoS<sub>2</sub> transistors (Fig. 1a). We first design and fabricate the two-laver 3D VRRAMs on the bottom plane (see Methods section for details), and then grow an isolation oxide layer at 300 °C using plasma-enhanced chemical vapor deposition (PECVD). The cross-sectional transmission electron microscopy (TEM) images confirm that the layer-1 (L1) and layer-2 (L2) VRRAM switching regions are formed by the titanium nitride (TiN)/hafnium oxide (HfOx)/platinum (Pt) structure, with TiN being the shared pillar electrode, and Pt sidewall being the other electrode (Fig. 1b). Then the 2D MoS<sub>2</sub> transistors with local back gates are patterned on the middle plane, which demonstrates that additional transistor layers can be fabricated above the memory layer. Although the 2D MoS<sub>2</sub> transistors are mainly leveraged for driving the VRRAMs in our design, this process provides the prospect for additional logic functionality and computational capability without consuming additional chip area. The centimeter-scale monolayer MoS<sub>2</sub> is grown by CVD<sup>18</sup>, and transferred using a waterassisted transfer technique at 150 °C52, which reliably results in a MoS<sub>2</sub> film on the target substrate already with the bottom-plane VRRAMs, back-gate electrodes, and gate dielectric. The MoS<sub>2</sub> is then annealed in vacuum at 280 °C for one hour to enhance the quality and remove the adsorbates, followed by patterning of the source and drain electrodes, as shown by the cross-sectional TEM images (Fig. 1c). After another isolation oxide layer deposition, we repeat the processes for fabricating the two-layer 3D VRRAMs, and obtain the top-plane layer-3 (L3) and layer-4 (L4) VRRAMs, as shown by the cross-sectional TEM images (Fig. 1d). This demonstrates that the high-density memory layer can be further patterned on top of the transistor and logic layers. As such, we obtain the monolithic 3D integrated structure with a 2D MoS<sub>2</sub> transistor driving four VRRAMs, i.e., a 1T-4R structure, with interlayer vias connecting different layers as shown in Fig. 1e, f. Both broader-view and zoom-in crosssectional TEM images of the 1T-4R structure with elemental mapping are demonstrated in Supplementary Fig. 1, showing clear contrast among different device layers, conformal growth of materials, as well as smooth and intimate interfaces of the VRRAMs. The important fabrication processes with the optical image of the 2D MoS<sub>2</sub> after transfer are shown in Supplementary Figs. 2 and 3 and explained in Supplementary Note 1. Such structure demonstrates the feasibility and versatility of fabricating 3D VRRAM planes on top of 2D FET planes, as well as fabricating 2D FET planes on top of 3D VRRAM planes.

Such integration of the bottom two-layer VRRAMs, middle MoS<sub>2</sub> transistors, and top two-layer VRRAMs is feasible owing to the very low fabrication temperature and low thermal budget, with the highest temperature among all the processes being the PECVD isolation oxide growth at 300 °C. The low fabrication temperature also avoids the thermal stress issue for the interlayer vias. At such temperature, it will be very difficult to achieve high-quality CMOS logic, main memory, or flash memory devices. It is worth noting that while the growth temperature of 2D MoS<sub>2</sub> is at 850 °C, this process is separated from other fabrication steps with a low-temperature transfer process, and will not affect the device performance. The  $I_D - V_{GS}$  characteristics for 40 MoS<sub>2</sub> FETs on the same chip demonstrate relatively small device-to-device variation (Supplementary Fig. 4a), and the  $I_D$ - $V_{DS}$  characteristics in Supplementary Fig. 4b show large enough drive currents and the capability to sustain large enough voltages that support VRRAM programming. This process also holds the potential for vertically stacking more memory or transistor layers towards a 1T-nR structure (Fig. 1f), for even higher integration density.



**Fig. 1** | **Monolithic 3D integration of 2D MoS<sub>2</sub> transistors and 3D VRRAMs into a 1T-4R structure. a** 3D schematic illustration of the 1T-4R structure. Crosssectional TEM images of **b** the bottom-plane 3D VRRAMs (L1 and L2), **c** the middleplane 2D MoS<sub>2</sub> FETs as noted by the A-A' dashed line in **a**, and **d** the top-plane 3D

VRRAMs (L3 and L4). *Scale bars*: 50 nm. **e** Cross-sectional illustration of the structure, showing the materials, as well as the top electrode (TE) and the bottom electrode (BE). **f** Equivalent circuit of the 1T-nR structure.

#### **3D VRRAM characterization**

We then characterize the electrical properties for each of the four layers of the 3D VRRAMs. During the measurement of the 1T-4R device, the 2D MoS<sub>2</sub> transistor is turned on by applying proper gate voltages ( $V_{GS}$ ). The write/read voltages are applied to the drain electrode of the 2D MoS<sub>2</sub> transistor, with the source electrode connected to the pillar (top) electrode of the VRRAM, the bottom electrode of the layer of VRRAM under test grounded, and the bottom electrodes of other layers floating. This forms a 1T-1R structure when measuring each layer of the VRRAM. The initial forming cycle for each layer of 3D VRRAM is performed below 3.5 V (Supplementary Fig. 5), and the following DC I-V sweeps show 50 cycles of switching for each layer (Fig. 2). We show that the 2D MoS<sub>2</sub> transistors can successfully drive the VRRAMs, and limit the current during the set process, for both the bottom-plane 2-layer VRRAMs (Fig. 2a-d), and top-plane 2-layer VRRAMs (Fig. 2e-h). The resistance distributions for the highresistance state (HRS) and low-resistance state (LRS) are similar among the four layers of VRRAMs, showing high uniformity. To demonstrate the effect of 2D MoS<sub>2</sub> transistors on programming the VRRAMs, we also compare with the case when the set current is limited by the equipment, by increasing the transistor gate voltage, so that the transistor channel resistance is not the limiting factor of the compliance current (Supplementary Fig. 6). Although the switching window does not change significantly, the resistance values of the HRS and LRS both increase when using the MoS<sub>2</sub> transistors as the current compliance, because the MoS<sub>2</sub> FETs are more effective in limiting the current during the set operation<sup>47</sup>. The higher resistance states are advantageous for reducing the power consumption during the memory write/read operations.

#### Uniformity of VRRAMs and 2D MoS<sub>2</sub> FETs

For vertically stacked 3D structures, the uniformity of device properties among different layers is a critical metric to be investigated. The

Nature Communications | (2023)14:5952

uniformity can be evaluated from the following aspects. First, the VRRAM device properties among the four layers should be uniform. We show the uniformity of the resistance distributions and programming voltages for L1 to L4 VRRAMs, using the measured DC *I–V* sweeps for multiple cycles (Fig. 3a, b). For each of the four layers of VRRAMs, over  $10^6$  pulsed switching cycles can be obtained while maintaining a clear resistance separation (Supplementary Fig. 7). To verify the scalability of the technique, we have fabricated and measured 40 VRRAMs for all four memory layers (Supplementary Figs. 8–11). We extract the device-to-device variation in each VRRAM layer (Supplementary Fig. 12), and show the distribution of the worst-case On/Off resistance ratios and set/reset voltages from multiple cycles of measurements for each of the 40 VRRAMs (Supplementary Fig. 13).

Second, it is desirable that the fabrication of the top-plane devices does not adversely affect the bottom-plane devices. For validation, we measure the Raman spectra of the as-grown 2D MoS<sub>2</sub> and the MoS<sub>2</sub> after the transistor is fabricated and covered with  $1.5 \text{ nm AlO}_x$  and 10 nm  $HfO_x$ , which shows uniform peak positions for  $E_{2g}^{-1}$  mode, and a softening effect in A<sub>1g</sub> Raman mode (Fig. 3c). This suggests n-doping effect from the AlO<sub>x</sub> layer<sup>53</sup>, because n doping will result in softening of the  $A_{1g}$  phonon mode, while  $E_{2g}^{-1}$  peak position is relatively insensitive to the doping effect. After the deposition of 100 nm SiO<sub>2</sub> isolation layer, the Raman spectra of MoS<sub>2</sub> can also be measured, which still shows a softening in  $A_{1g}$  mode (Supplementary Fig. 14). The peak separation between the  $E_{2g}^{1}$  and  $A_{1g}$  Raman modes is ~19 cm<sup>-1</sup> for asgrown MoS<sub>2</sub> (Fig. 3c), which confirms that the CVD-grown MoS<sub>2</sub> is monolayer<sup>54</sup>. We have also performed Raman mapping for the MoS<sub>2</sub> film before and after the oxide deposition and other processing, and the results show relatively uniform 2D materials (Supplementary Fig. 15). The  $I_{\rm D}$ - $V_{\rm GS}$  curves of a 2D MoS<sub>2</sub> FET also demonstrate that the fabrication of top-plane VRRAMs does not adversely affect the 2D MoS<sub>2</sub> underneath (Fig. 3d). A negative shift in threshold voltage, and an increase in I<sub>D</sub> and thus a higher driving capability is observed, which



Fig. 2 | Electrical characterizations for each layer of VRRAM, with  $V_{GS}$  = 4 V and the compliance current provided by the MoS<sub>2</sub> transistor. a–d The DC *I–V* sweeps (top) and the corresponding resistance distributions (bottom) of the bottom-plane two-layer VRRAMs, for a–b L1, and c–d L2 VRRAMs. The results show that the MoS<sub>2</sub>

transistors can reliably drive the VRRAM switching for multiple cycles. **e**-**h** The measurements of the top-plane two-layer VRRAMs shown in the same sequence as in **a**-**d**, for **e**-**f** L3, and **g**-**h** L4 VRRAMs.

can also be attributed to the n-doping effect of the  $AlO_x$  isolation layer, and is consistent with the Raman measurements and the previous report<sup>55</sup>.

Furthermore, we measure the identical VRRAM on the bottom plane before and after the fabrication of the middle-plane  $MoS_2$  FETs and the top-plane VRRAMs, using DC *I–V* sweeps (Fig. 3e, f). The uniformity of distributions for resistances and program voltages (Fig. 3g, h) suggest the feasibility for vertical stacking of more transistor or VRRAM planes, without damaging the performance of the bottom-plane devices. Additional measurements for three other bottom-plane VRRAMs have been performed, further confirming that the VRRAMs remain functional and relatively uniform after the upper-plane device fabrication (Supplementary Fig. 16). Some differences between the resistive switching curves or resistance states before and after the upper-plane device fabrication can be attributed to the intrinsic cycle-to-cycle variations of VRRAMs. Such high uniformity in the monolithic 3D structure benefits from the low fabrication temperature ( $\leq$ 300 °C).

#### Multi-level VRRAMs

We also verify the multi-level programming and sensing capability of the fabricated 3D VRRAMs, to demonstrate even higher memory density. The measurements are conducted using both DC voltage sweeps and voltage pulse measurements. By using different reset stop voltages during the DC voltage sweeps, we obtain four distinguishable resistance states for all four layers of VRRAMs, showing consistent resistance states (Fig. 4a). More resistance levels up to eight can be achieved in the same four layers of VRRAMs by carefully selecting the DC sweep voltages (Supplementary Fig. 17), which is useful for circumstances where some resistance distribution overlap among the different resistance states can be tolerated and the high memory density is essential. In addition, the resistance states can be continuously tuned by applying increasing numbers of reset voltage pulses, with larger voltage pulses leading to higher resistance states and having a larger resistance tuning range (Fig. 4b). We measure the retention property at 85 °C for all four layers of VRRAMs<sup>27,46,48</sup>, with each layer of VRRAM showing four stable resistance states with negligible degradation up to 10,000 s (Fig. 4c). Therefore, the 1T-4R structure stores 16 different resistance states in total. Furthermore, multiple resistance states can also be obtained through applying different  $V_{GS}$  on the 2D MoS<sub>2</sub> FETs during the set process, with a larger  $V_{GS}$ leading to a smaller LRS resistance (Supplementary Fig. 18), because a larger  $V_{GS}$  can supply a larger current through the VRRAM during the set process, and can lead to a filament with a larger lateral size, which is consistent with previous RRAM models<sup>56,57</sup>. These two different techniques to tune the memory states provide more possibilities for the multi-state memory that increases the storage density. This can be achieved because the MoS<sub>2</sub> FET works not only as an access switch, but also as a controller of the total current allowed during the set process of the VRRAMs. Such demonstration of the combination of multi-level cells and vertically stacked 3D VRRAMs provides unique opportunities for ultra-high density memory, as well as flexible and diverse device properties for computing systems.

#### Cross-layer modeling of the monolithic 3D structure

To further evaluate the system-level performance gain, we develop the device model using HSPICE for our 1T-nR memory cells based on the measurement data. The measured  $I_D-V_{DS}$  characteristics of the MoS<sub>2</sub> FETs are fitted using a 130 nm BSIM4 Predictive Technology Model (PTM) (Fig. 5a)<sup>58</sup>, with the fitting parameters listed in Supplementary Table 1a. By fitting to the  $I_D-V_{DS}$  behavior, we obtain the device model that can be utilized for the following circuit-level simulation. Meanwhile, the measured set and reset characteristics, and the resistance

10



**Fig. 3** | **Characterization of the device uniformity.** Measured statistics of **a** the HRS and LRS resistances, and **b** the set and reset voltages, for L1 to L4 VRRAMs from the 50 DC *I–V* sweeps in Fig. 2. **c** Raman spectra of the as-grown and processed monolayer MoS<sub>2</sub>, showing Raman mode softening for the A<sub>1g</sub> peak. **d**  $I_D-V_{GS}$  curves of a 2D MoS<sub>2</sub> FET before and after the top-plane device fabrication. Comparison of the resistive switching characteristics for the same bottom-plane VRRAM device

**e** before and **f** after the top-plane device fabrication. Statistics of **g** the LRS and HRS resistances, and **h** the set and reset voltages before and after the top-plane device fabrication, for the measurement results in **e**–**f**. In **a**, **b**, **g**, and **h**, the colored ranges in the box chart (25%–75%) show the interquartile range (IQR), which is between the first and third quartile of the data distribution, and the error bars show the range within 1.5 IQR.



**Fig. 4** | **Multi-level VRRAM measurements. a** Resistance distribution of four layers of VRRAMs, each showing four resistance states, realized by tuning the reset voltages. The black lines represent the LRS after the set operation, and the blue, green, and red curves show distributions for increasing resistance states, respectively, extracted from 50 cycles of I-V measurements. **b** Resistance modulation by

increasing reset pulse numbers, using pulses with the rise time of 20 ns, fall time of 20 ns, and pulse width of 60 ns, at different voltage pulse amplitudes. **c** Retention measurements at 85 °C for the four layers of VRRAMs, with each layer of VRRAM showing four stable resistance states. The black, blue, green, and red data points and curves show the resistance states with increasing resistances.

distributions in HRS and LRS of the VRRAM cells are fitted using the RRAM compact model (Fig. 5b)<sup>59</sup>, with the fitting parameters summarized in Supplementary Table 1b and explained in Supplementary Note 2.

Based on the  $MoS_2$  FET model and the VRRAM model, we further simulate the parallel programming of the VRRAMs on the same pillar in the 1T-nR scheme. We limit the set compliance current to be around 20 µA by controlling the gate voltage of the  $MoS_2$  transistor, which can



**Fig. 5** | **Parallel programming capability modeling for the 1T-nR structure. a** Measured  $I_D-V_{DS}$  characteristics of a 2D MoS<sub>2</sub> FET at different  $V_{GS}$ , with fitting to the PTM model shown by the red dashed lines. **b** Measured representative resistive switching characteristics of a VRRAM device, with fitting to the compact model shown by the red dashed line. *Inset:* The resistance distribution and fitting for the HRS and LRS states of the VRRAM. Schematic illustrations of the circuit for the parallel **c** set and **d** reset processes. **e** HSPICE transient simulation for programing the 1T-4R structure, where two parallel set operations are performed on the L1 and

L3 VRRAMs, and then two parallel reset operations are performed on the L2 and L4 VRRAMs. Simulation of the required switching currents for the parallel **f** set and **g** reset operations, with VRRAM resistance variations taken into consideration. The colored ranges in the box chart (25%–75%) show the interquartile range (IQR), and the error bars show the range within 1.5 IQR. The MoS<sub>2</sub> FET can drive up to 8 layers of VRRAMs during the set process and up to 9 layers during the reset process. The variation in set voltage results in a more strict limit during the parallel set process.

result in a higher LRS state resistance<sup>56,57</sup>. The set/reset power is down to 20  $\mu$ W and 30  $\mu$ W, respectively, which is beneficial for increasing the energy efficiency and parallel programming capability. By properly biasing the FET and the VRRAMs, we can perform either parallel set (Fig. 5c) or parallel reset operations (Fig. 5d) in the vertical direction. HSPICE transient simulation in Fig. 5e demonstrates a representative scenario where the L1 and L3 VRRAMs are first set to LRS in parallel, and then the L2 and L4 VRRAMs are reset to HRS in parallel. The VRRAM resistance states also affect the parallel driving capability. With a fixed HRS resistance, a larger LRS resistance may lead to the overlapped LRS and HRS when non-ideal effects are present, thus resulting in the bit error. Meanwhile, a severely low resistance value of LRS will increase the required reset current. As the number of parallelly programmed VRRAMs increases, we raise the gate voltages on the MoS<sub>2</sub> FET to enlarge the drive currents. The simulated parallel switching dynamics for different 1T-nR schemes in Supplementary Fig. 19 show that the parallel programing capability is successfully improved by controlling the gate voltage.

We then perform measurements on the parallel set and reset behaviors for two of the VRRAM layers in the 1T-4R structure (Supplementary Fig. 20), using the schemes as shown in Fig. 5c, d. The intrinsic device-to-device variation could complicate the parallel programming operation of VRRAMs due to voltage and current division effects. The detailed switching dynamics are modeled in Supplementary Figs. 21 and 22, and discussed in Supplementary Note 3. If one VRRAM shows the set transition earlier than the others, the transistor not only should provide enough current for the parallel set operation, but also needs to have a relatively small On-state resistance compared with the parallel resistance of VRRAMs in LRS states, to ensure enough voltage drop on the VRRAMs to enable the programming of the other VRRAM. Nevertheless, by increasing the applied voltage after the set transition of the first VRRAM, parallel set behavior with a 2D MoS<sub>2</sub> transistor driving two layers of VRRAMs has been experimentally demonstrated, with the second VRRAM programmed at a larger voltage compared with the first VRRAM (Supplementary Fig. 20). It is also observed that the parallel reset behavior is barely affected by the



3D integrated MoS<sub>2</sub> FETs and VRRAMs. a Illustration of the circuit simulation framework for the 1T-nR structure in NVSim. b Comparison of the estimated area of the memory systems using the 1T-1R, 1T-4R, and 1T-8R structures, for different capacity configurations (8–64 MB). c The area breakdown for the  $1024 \times 1024$ 

e read energy, and f write energy among the 1T-1R, 1T-4R, and 1T-8R structures, during the parallel read or write with 1024-bit I/O bandwidth, for the memory capacity of 8-64 MB.

device variation, because the reset of one VRRAM can make the reset of another VRRAM easier due to a larger voltage drop across the VRRAMs.

The parallel programming capability in the vertical direction is determined both by the amount of drive current provided by the MoS<sub>2</sub> FETs and the intrinsic device-to-device variation of VRRAMs. We first model the drive current required for simultaneously switching different numbers of VRRAM layers during the set (Fig. 5f) and reset (Fig. 5g) processes, and compare with the current that can be provided by the MoS<sub>2</sub> FETs. With the VRRAM variations taken into consideration, we show that for the set process, the MoS<sub>2</sub> FET can drive up to 8 layers of VRRAMs; and for the reset process, it can drive up to 9 layers of VRRAMs in parallel in the 1T-nR configuration. The parallel driving capability can be further improved by decreasing the contact resistance, using 2D semiconductors with a higher carrier mobility, or constructing gate-all-around transistors by stacking 2D nanosheets<sup>60</sup>.

To reveal the benefits of using such 1T-nR monolithic 3D structure in memory systems, we perform circuit-level modeling at 65 nm node using NVSim<sup>61</sup>, a circuit-level performance simulation tool for nonvolatile memories. The 1T-nR circuit and architecture to be evaluated are illustrated in Fig. 6a<sup>38,40,42</sup>, with the detailed configuration summarized in Supplementary Table 2. According to the measured device parameters, we perform architectural modifications in NVSim to obtain the area, latency, and energy of the memory array with different memory capacity (8–64 MB), and compare the performance among 1T-1R and 1T-nR configurations.

A straightforward advantage for using 1T-nR instead of 1T-1R configuration is the higher memory density for the same footprint. For a memory array with 1024 × 1024 memory cells and necessary peripheral circuits, the memory array area is compared among the 1T-1R and 1T-nR configurations, showing that the 1T-4R and 1T-8R configurations result in up to 74.8% and 87.3% reduction in area, respectively, when compared with the 1T-1R configurations for the same memory capacity (Fig. 6b). This is due to the efficient use of the vertical direction for stacking. Here the extra peripheral circuits including the bit-line multiplexers (Mux), column decoders, and current sense amplifiers (SA) for the 1T-nR design have been considered in the simulation, as detailed in Supplementary Note 4 and Supplementary Fig. 27. The area breakdown specified in Fig. 6c reveals that the memory array accounts for the majority of the area for the whole system, which is up to 63% for a 1024 × 1024 VRRAM array based on the 1T-4R cells. Compared with the conventional 1T-1R design, the extra peripherals account for only ~0.8% and ~1.6% of the area overhead for the 1T-4R and 1T-8R arrays, respectively. The significantly reduced area by using the 1T-nR 3D stacking technique can effectively enhance the on-chip memory capacity and reduce the manufacturing cost.

Besides the reduced area, additional benefits in the read latency and read/write energy of the 1T-nR configuration have also been analyzed (Fig. 6d-f). Such benefits rely on the largely reduced length in signal/data transfer through the vertical interlayer vias instead of the long planar paths, as well as the reduced path from the input/output (I/O) ports to the memory array, because of the reduced chip size compared with the 1T-1R array with the same capacity. We perform the evaluations by reading and writing the identical data in parallel, with the fixed 1024 I/O ports, for the 1T-1R and 1T-nR configurations. Compared with the 1T-1R configuration, significant improvement is achieved in the read latency, with up to 57.2% and 70.6% reduction for the 1T-4R and 1T-8R configurations, respectively (Fig. 6d). Consistent with the reduced read latency, the read energy is reduced by up to 72.8% (Fig. 6e), and the write energy consumption is also reduced by

up to 28.6% (Fig. 6f), for the 1T–8R configuration. The write latency is barely improved, since it is dominated by the 50 ns set/reset write pulse signal in the simulation. With more VRRAM layers stacked and an even higher memory capacity, the area, latency, and energy consumption can be further reduced for a fixed memory size (Supplementary Table 3).

## Discussion

Specifications of our work as well as other representative monolithic 3D integration structures are summarized in Supplementary Table 4. Our work shows the fabrication temperature below 300 °C, which benefits from the low-temperature transfer of the 2D materials and the low-temperature fabrication of the VRRAMs. The low fabrication temperature ensures a low thermal budget, which allows the bottom-plane device performance to be unaffected by the top-plane device fabrication, and thus allows further vertical stacking of additional logic and memory layers. Furthermore, our structure uses the 3D VRRAM to achieve a higher storage density than the planar memory array.

We also summarize the characteristics of different memory technologies and different VRRAM devices, in Supplementary Tables 5 and 6, respectively. We demonstrate that the VRRAMs in this work are suitable for the monolithic 3D integration structure, with up to 8 memory states per layer of VRRAM for further increasing the memory density, low programming latency down to 60 ns, small cell size of 33 nm × 5 nm (sidewall), and scalability up to 512 Mb VRRAM array. Furthermore, up to 8 layers of VRRAMs with self-selecting property have been experimentally demonstrated in previous work<sup>37,62-65</sup>, which are well compatible with such monolithic 3D integration structure, and hold high potential to further enhance the memory density and reduce the power consumption for these monolithic 3D systems. These results demonstrate that the monolithic 3D integrated structure with the 1T-nR configuration is a promising methodology towards high-density and large-capacity on-chip memory and in-memory computing systems with fast memory access and low power consumption. Such monolithic 3D system can be complementary to CMOS circuits, and the low fabrication temperature may allow their integration on top of CMOS circuits for higher memory density and additional functionality.

Recent progresses on wafer-scale growth and transfer of 2D materials with high uniformity show the potential for large-scale monolithic integration of 2D FETs<sup>66,67</sup>. We have scaled down the 2D MoS<sub>2</sub> transistors, and experimentally demonstrate transistors with channel length down to 100 nm, and subthreshold swing down to 100 mV/dec (Supplementary Figs. 23 and 24). In our experiment, we use noble metal Pt as the bottom electrode of the VRRAMs. Towards better CMOS compatibility, we have further fabricated 2-layer VRRAMs using a TiN/HfOx/Ti structure, which also demonstrates resistive switching properties (Supplementary Fig. 25), consistent with previous reports<sup>37,40,46</sup>. While the vertically stacked structure could lead to an increase in interlayer capacitance, simulation shows that the increase in latency is minimal (Supplementary Fig. 26). Power dissipation in monolithic 3D systems could be more complicated than planar structures, and could potentially lead to issues in 3D integration. Therefore, we further simulate the thermal dissipation and temperature in the 1T-nR array using the 3D-ICE emulator<sup>68</sup>, and show that the temperature increase is tolerable for reasonably large parallel data transfer, as detailed in Supplementary Figs. 28 and 29. Furthermore, from our simulation, when the amount of transistor is fixed in a memory array, the memory size will increase due to vertical stacking of more memory layers, while the area, read/write delay, and read/write energy show minimal change (Supplementary Table 7).

In summary, aimed at the memory density problem in monolithic 3D integration systems, we demonstrate the monolithic 3D integration of 2D MoS<sub>2</sub> FETs and 3D VRRAMs, into a 1T-4R structure with five device layers, which can enable high-density and low-power on-chip memories. Such integrated structure is fabricated below 300 °C, which

allows the vertical stacking of the top-plane devices without affecting the bottom-plane device performance. Measurements show the uniformity of VRRAM performance among the different device layers, as well as the consistency of the MoS<sub>2</sub> FET and VRRAM characteristics before and after the top-plane fabrication. The low fabrication temperature allows the continuous vertical stacking of transistor planes and memory planes at any order. Each VRRAM cell can be programmed into four stable resistance levels, further enhancing the memory density. Simulation results reveal that the 1T-nR structure can largely reduce the chip area, read latency, and read/write energy consumption compared with 1T-1R structures. The 2D MoS<sub>2</sub> transistors with high On/Off ratio can effectively suppress the leakage current, and allow scaling towards large-scale memory arrays. Such monolithic 3D integration paves the way for a fine-grained integration of logic and highdensity on-chip memory towards the high-bandwidth and low-power memory and computing systems.

## **Methods**

#### Growth of $1 L MoS_2$

The MoS<sub>2</sub> is grown using CVD in a furnace with 2-inch inner diameter. The continuous monolayer MoS<sub>2</sub> film is synthesized from solid S and MoO<sub>3</sub> precursors with the assistance of perylene-3,4,9,10 tetra-carboxylic acid tetrapotassium salt (PTAS)<sup>18</sup>. The substrate with PTAS on 300 nm SiO<sub>2</sub> on Si has a size of around 2 cm × 2 cm size, and is placed facing down on an alumina crucible containing ~ 1 mg of MoO<sub>3</sub> and placed at the heating center of the furnace. Then -200 mg of solid S is placed upstream in a quartz boat from MoO<sub>3</sub>. Followed by pumping the tube to vacuum, 500 sccm N<sub>2</sub> flows through the tube to reach atmospheric pressure (760 Torr). The temperature during the growth is kept at 850 °C, resulting in continuous monolayer MoS<sub>2</sub> on the chip.

#### Material characterization

The Renishaw inVia confocal Raman microscope is applied to characterize the Raman spectra of the 1L  $MoS_2$ , with a continuous wave laser at 532 nm wavelength. TEM samples of transistors and each layer of VRRAM are prepared by a focused ion beam/scanning electron microscopy dual beam system (TESCAN, CZ). The TEM (FEI, USA) operates at 200 kV in bright-field TEM mode when used for imaging.

#### Transfer of MoS<sub>2</sub> on the devices

The MoS<sub>2</sub> is transferred using a water-assisted transfer process<sup>52</sup>. About 4 g polystyrene (PS) is dissolved into 20 mL toluene, and spin coated onto the 1 L MoS<sub>2</sub> on the growth substrate at 3000 rpm, and baked at 80 °C. About 1 mL deionized water is then injected at the edge to make the material detach from the substrate. The PS with the 2D material is then gently lifted up and the residual water is carefully blown dry, and then baked at 150 °C. After the PS is removed in solution, the 2D material is transferred to the target substrate.

#### **Device fabrication**

Fabrication of the monolithic 3D integrated structure starts with the bottom-plane 3D VRRAMs. Following photolithography, Ti (3 nm)/Pt (30 nm), and -100 nm SiO<sub>2</sub> are sputter deposited. Such process is repeated twice to result in the two plane electrodes for the VRRAMs. No via etching process is needed after the deposition because the shape of the bottom electrode has been defined by lithography. Then thermal atomic layer deposition (ALD) is used to grow 5 nm HfO<sub>x</sub> as the VRRAM switching layer, which ensures conformal coating on the sidewalls of the electrodes. The shared pillar electrode is then patterned using photolithography and sputter deposition. This forms the bottom-plane two-layer 3D VRRAMs. Isolation layer of 100 nm SiO<sub>2</sub> is grown by plasma-enhanced CVD (PECVD) at 300 °C. For the middle-plane MoS<sub>2</sub> FETs, the local back gates with 5 nm titanium (Ti) and 35 nm gold (Au) are first patterned, and 55 nm HfO<sub>x</sub> is grown by ALD as

the gate dielectric. The ILVs between the bottom-plane and middleplane are then patterned using reactive ion etching. The CVD MoS<sub>2</sub> is then transferred at low temperature (below 150 °C), followed by vacuum annealing at 280 °C for 1 h. Then the MoS<sub>2</sub> is etched into the designed shape, and then photolithography (for 0.8 µm channel device) or electron beam lithography has been used to pattern the source/drain metal contacts, followed by evaporation of with 5 nm Ti and 35 nm Au. Here the contact to MoS<sub>2</sub> is Ti, and the Au is used as a capping layer to avoid oxidation. Other contact materials such as nickel (Ni), scandium (Sc<sup>69</sup>), and bismuth (Bi<sup>16</sup>), etc., have also been demonstrated in literature, showing favorable contact properties. Then 1.5 nm aluminum (Al) is evaporated, and then exposed to air so that it quickly oxidizes into substoichiometric AlO<sub>x</sub>, which is in direct contact with MoS<sub>2</sub> and forms the seed for the following processes. ALD HfO<sub>2</sub> and PECVD SiO<sub>2</sub> isolation layers are then grown, followed by topplane two-layer 3D VRRAM fabrication using the same process as the bottom-plane VRRAMs. Etching of ILV and the oxide on the probing pads are performed when necessary. This forms the monolithically 3D integrated vertical structure of 2D MoS<sub>2</sub> FETs and 3D VRRAMs, as confirmed by the cross-sectional transmission electron microscopy (TEM) images (Fig. 1).

#### **Electrical characterization**

Electrical measurements are performed using a Keithley 4200A-SCS semiconductor characterization system connected to a probe station. All measurements are conducted in atmospheric pressure at room temperature except the retention measurement which is at 85 °C. Source measurement units (SMUs) are used in quasi-DC measurements, and the pulse measurement units (PMUs) are used for the pulsed measurements. During pulse measurements, a minimum pulse width of 60 ns is used.

## Data availability

All data needed to evaluate the conclusions in the paper are present in the paper and/or the Supplementary Information. Other relevant data of this study are available from the corresponding author upon reasonable request.

## **Code availability**

All relevant code or algorithm of this study are available from the corresponding author upon reasonable request.

### References

- 1. Wong, H. S. & Salahuddin, S. Memory leads the way to better computing. *Nat. Nanotechnol.* **10**, 191–194 (2015).
- Iyer, S. S. Three-dimensional integration: an industry perspective. MRS Bulletin. 40, 225–232 (2015).
- 3. Sabry Aly, M. M. et al. Energy-efficient abundant-data computing: the N3XT 1,000x. *IEEE Computer.* **48**, 24–33 (2015).
- Shulaker, M. M., Wu, T. F., Pal, A., Liang, Z. & Mitra, S. Monolithic 3D integration of logic and memory: carbon nanotube FETs, resistive RAM, and silicon FETs. In 2014 IEEE International Electron Devices Meeting (IEDM) 27.4.1–27.4.4 (IEEE, 2014).
- Zhao, Z. et al. Computational associative memory based on monolithically integrated metal-oxide thin film transistors for update-frequent search applications. In 2021 IEEE International Electron Devices Meeting (IEDM) 37.6.1–37.6.4 (IEEE, 2021).
- Brunet, L. et al. First demonstration of a CMOS over CMOS 3D VLSI CoolCube™ integration on 300mm wafers. In 2016 IEEE Symposium VLSI Technology 1–2 (IEEE, 2016).
- Wu, J. et al. A Monolithic 3D integration of RRAM array with oxide semiconductor FET for in-memory computing in quantized neural network AI applications. In 2020 IEEE Symposium VLSI Technology 1–2 (IEEE, 2020).

- Shulaker, M. M. et al. Three-dimensional integration of nanotechnologies for computing and data storage on a single chip. *Nature* 547, 74 (2017).
- 9. Akinwande, D. et al. Graphene and two-dimensional materials for silicon technology. *Nature* **573**, 507–518 (2019).
- 10. Liu, C. et al. Two-dimensional materials for next-generation computing technologies. *Nat. Nanotechnol.* **15**, 545–557 (2020).
- Arutchelvan, G., Smets, Q., Verreck, D., Ahmed, Z. & Radu, I. Impact of device scaling on the electrical properties of MoS<sub>2</sub> field-effect transistors. *Sci. Rep.* **11**, 6610 (2021).
- Agarwal, T. et al. Comparison of short-channel effects in monolayer MoS<sub>2</sub> based junctionless and inversion-mode field-effect transistors. *Appl. Phys. Lett.* **108**, 023506 (2016).
- Lemme, M. C., Akinwande, D., Huyghebaert, C. & Stampfer, C. 2D materials for future heterogeneous electronics. *Nat. Commun.* 13, 1–5 (2022).
- 14. Desai, S. B. et al.  $MoS_2$  transistors with 1-nanometer gate lengths. Science **354**, 99–102 (2016).
- Wu, F. et al. Vertical MoS<sub>2</sub> transistors with sub-1-nm gate lengths. Nature 603, 259–264 (2022).
- Shen, P.-C. et al. Ultralow contact resistance between semimetal and monolayer semiconductors. *Nature* 593, 211–217 (2021).
- 17. Liu, Y. et al. Approaching the Schottky–Mott limit in van der Waals metal–semiconductor junctions. *Nature* **557**, 696–700 (2018).
- Smithe, K. K., Suryavanshi, S. V., Muñoz Rojo, M., Tedjarati, A. D. & Pop, E. Low variability in synthetic monolayer MoS<sub>2</sub> devices. ACS Nano 11, 8456–8463 (2017).
- Chen, X. et al. Wafer-scale functional circuits based on two dimensional semiconductors with fabrication optimized by machine learning. *Nat. Commun.* 12, 1–8 (2021).
- Li, T. et al. Epitaxial growth of wafer-scale molybdenum disulfide semiconductor single crystals on sapphire. *Nat. Nanotechnol.* 16, 1201–1207 (2021).
- Wachter, S., Polyushkin, D. K., Bethge, O. & Mueller, T. A microprocessor based on a two-dimensional semiconductor. *Nat. Commun.* 8, 1–6 (2017).
- Zhu, K. et al. The development of integrated circuits based on twodimensional materials. *Nat. Electron.* 4, 775–785 (2021).
- Wang, M. et al. Robust memristors based on layered twodimensional materials. *Nat. Electron.* 1, 130–136 (2018).
- 24. Liao, F. et al. Bioinspired in-sensor visual adaptation for accurate perception. *Nat. Electron.* **5**, 84–91 (2022).
- Hus, S. M. et al. Observation of single-defect memristor in an MoS<sub>2</sub> atomic sheet. *Nat. Nanotechnol.* 16, 58–62 (2021).
- 26. Dev, D. et al. 2D  $MoS_2$ -based threshold switching memristor for artificial neuron. *IEEE Electron Device Lett.* **41**, 936–939 (2020).
- 27. Wong, H.-S. P. Metal–Oxide RRAM. Proc. IEEE 100, 1951–1970 (2012).
- Wang, Z. et al. Resistive switching materials for information processing. Nat. Rev. Mat. 5, 173–195 (2020).
- 29. Lanza, M. et al. Recommended methods to study resistive switching devices. *Adv. Electron. Mater.* **5**, 1800143 (2019).
- Yang, J. et al. 24.2 A 14nm-FinFET 1Mb embedded 1T1R RRAM with a 0.022 μm<sup>2</sup> cell size using self-adaptive delayed termination and multi-cell reference. In 2021 IEEE International Solid-State Circuits Conference (ISSCC) 336–338 (IEEE, 2021).
- Sun, X. et al. A memristor-based in-memory computing network for Hamming code error correction. *IEEE Electron Device Lett.* 40, 1080–1083 (2019).
- 32. Yao, P. et al. Fully hardware-implemented memristor convolutional neural network. *Nature* **577**, 641–646 (2020).
- Cai, F. et al. A fully integrated reprogrammable memristor–CMOS system for efficient multiply–accumulate operations. *Nat. Electron.* 2, 290–299 (2019).

- Tang, B. et al. Wafer-scale solution-processed 2D material analog resistive memory array for memory-based computing. *Nat. Commun.* 13, 3037 (2022).
- 35. Chen, S. et al. Wafer-scale integration of two-dimensional materials in high-density memristive crossbar arrays for artificial neural networks. *Nat. Electron.* **3**, 638–645 (2020).
- Yu, S., Chen, H.-Y., Gao, B., Kang, J. & Wong, H.-S. P. HfO<sub>x</sub>-based vertical resistive switching random access memory suitable for bitcost-effective three-dimensional cross-point architecture. ACS Nano 7, 2320–2325 (2013).
- Luo, Q., Xu, X., Gong, T., Lv, H. & Ming, L. 8-layers 3D vertical RRAM with excellent scalability towards storage class memory applications. In 2017 IEEE International Electron Devices Meeting (IEDM) 2.7.1–2.7.4 (IEEE, 2017).
- Qin, S. et al. Next-generation ultrahigh-density 3-D vertical resistive switching memory (VRSM)—Part I: Accurate and computationally efficient modeling. *IEEE Trans. Electron Devices* 66, 5139–5146 (2019).
- Yang, J. et al. A machine-learning-resistant 3D PUF with 8-layer stacking vertical RRAM and 0.014% bit error rate using in-cell stabilization scheme for IoT security applications. In 2020 IEEE International Electron Devices Meeting (IEDM) 28.6.1–28.6.4 (IEEE, 2020).
- Li, H. et al. Four-layer 3D vertical RRAM integrated with FinFET as a versatile computing unit for brain-inspired cognitive information processing. In 2016 IEEE Symposium VLSI Technology 1–2 (IEEE, 2016).
- Barraud, S. et al. 3D RRAMs with gate-all-around stacked nanosheet transistors for in-memory-computing. In 2020 IEEE International Electron Devices Meeting (IEDM) 29.5.1–29.5.4 (IEEE, 2020).
- 42. Hsieh, E. et al. Four-bits-per-memory one-transistor-and-eightresistive-random-access-memory (1T8R) array. *IEEE Electron Device Lett.* **42**, 335–338 (2021).
- Huo, Q. et al. A computing-in-memory macro based on threedimensional resistive random-access memory. *Nat. Electron.* 5, 469–477 (2022).
- Piccolboni, G. et al. Investigation of the potentialities of Vertical Resistive RAM (VRRAM) for neuromorphic applications. In 2015 IEEE International Electron Devices Meeting (IEDM) 17.2.1–17.2.4 (IEEE, 2015).
- 45. Payvand, M. et al. A configurable CMOS memory platform for 3Dintegrated memristors. In 2015 IEEE International Symposium on Circuits & Systems (ISCAS) 1378–1381 (IEEE, 2015).
- Lee, S., Sohn, J., Jiang, Z., Chen, H.-Y. & Philip Wong, H.-S. Metal oxide-resistive memory using graphene-edge electrodes. *Nat. Commun.* 6, 1–7 (2015).
- Yang, R. et al. 2D molybdenum disulfide (MoS<sub>2</sub>) transistors driving RRAMs with 1T1R configuration. In 2017 IEEE International Electron Devices Meeting (IEDM) 19.5.1–19.5.4 (IEEE, 2017).
- Yang, R. et al. Ternary content-addressable memory with MoS<sub>2</sub> transistors for massively parallel data search. *Nat. Electron.* 2, 108–114 (2019).
- Sivan, M. et al. All WSe<sub>2</sub> 1T1R resistive RAM cell for future monolithic 3D embedded memory integration. *Nat. Commun.* **10**, 1–12 (2019).
- Wang, C.-H. et al. 3D monolithic stacked 1T1R cells using monolayer MoS<sub>2</sub> FET and hBN RRAM fabricated at low (150 °C) temperature. In 2018 IEEE International Electron Devices Meeting (IEDM) 22.5.1–22.5.4 (IEEE, 2018).
- Su, C. et al. 3D integration of vertical-stacking of MoS<sub>2</sub> and Si CMOS featuring embedded 2T1R configuration demonstrated on full wafers. In 2020 IEEE International Electron Devices Meeting (IEDM) 12.2.1–12.2.4 (IEEE, 2020).
- Gurarslan, A. et al. Surface-energy-assisted perfect transfer of centimeter-scale monolayer and few-layer MoS<sub>2</sub> films onto arbitrary substrates. ACS Nano 8, 11522–11528 (2014).

- 53. Lu, X. et al. Gate-tunable resonant Raman spectroscopy of bilayer MoS<sub>2</sub>. Small **13**, 1701039 (2017).
- 54. Lee, C. et al. Anomalous lattice vibrations of single-and few-layer MoS<sub>2</sub>. ACS Nano **4**, 2695–2700 (2010).
- McClellan, C. J., Yalon, E., Smithe, K. K., Suryavanshi, S. V. & Pop, E. High current density in monolayer MoS<sub>2</sub> doped by AlO<sub>x</sub>. ACS Nano 15, 1587–1596 (2021).
- Huang, P. et al. A physics-based compact model of metal-oxidebased RRAM DC and AC operations. 2013 IEEE Trans. Electron Devices 60, 4090–4097 (2013).
- 57. Milo, V. et al. Optimized programming algorithms for multilevel RRAM in hardware neural networks. In *2021 IEEE International Reliability Physics Symposium (IRPS)* 1–6 (IEEE, 2021).
- Zhao, W. & Cao, Y. New generation of predictive technology model for sub-45 nm early design exploration. *IEEE Trans. Electron Devices* 53, 2816–2823 (2006).
- 59. Jiang, Z. et al. A compact model for metal-oxide resistive random access memory with experiment verification. *IEEE Trans. Electron Devices* **63**, 1884–1892 (2016).
- 60. Chung, Y.-Y. et al. First demonstration of GAA monolayer-MoS<sub>2</sub> nanosheet nFET with 410  $\mu$ A/ $\mu$ m I<sub>D</sub> at 1V V<sub>D</sub> at 40nm gate length. In 2022 IEEE International Electron Devices Meeting (IEDM) 34.5.1–34.5.4 (IEEE, 2022).
- Dong, X., Xu, C., Xie, Y. & Jouppi, N. P. Nvsim: a circuit-level performance, energy, and area model for emerging nonvolatile memory. *IEEE Trans. Comput. Aided Des. Integr. Circ. Syst.* **31**, 994–1007 (2012).
- 62. Luo, Q. et al. Demonstration of 3D vertical RRAM with ultra lowleakage, high-selectivity and self-compliance memory cell. In 2015 *IEEE International Electron Devices Meeting (IEDM)* 10.2.1–10.2.4 (IEEE, 2017).
- Gao, R. et al. Effect of moisture stress on the resistance of HfO<sub>2</sub>/ TaO<sub>x</sub>-based 8-layer 3D vertical resistive random access memory. *IEEE Electron Device Lett.* 41, 38–41 (2019).
- 64. Xu, X. et al. Fully CMOS compatible 3D vertical RRAM with selfaligned self-selective cell enabling sub-5nm scaling. In 2016 IEEE Symposium on VLSI Technology 1–2 (IEEE, 2016).
- 65. Luo, Q. et al. Super non-linear RRAM with ultra-low power for 3D vertical nano-crossbar arrays. *Nanoscale* **8**, 15629–15636 (2016).
- 66. Kang, K. et al. Layer-by-layer assembly of two-dimensional materials into wafer-scale heterostructures. *Nature* **550**, 229–233 (2017).
- 67. Zhao, Y. et al. Large-area transfer of two-dimensional materials free of cracks, contamination and wrinkles via controllable conformal contact. *Nat. Commun.* **13**, 4409 (2022).
- Terraneo, F., Leva, A., Fornaciari, W., Zapater, M. & Atienza, D. 3D-ICE 3.0: efficient nonlinear MPSoC thermal simulation with pluggable heat sink models. *IEEE Trans. Comput. Aided Des. Integr. Circ.* Syst. **41**, 1062–1075 (2021).
- Das, S., Chen, H.-Y., Penumatcha, A. V. & Appenzeller, J. High performance multilayer MoS<sub>2</sub> transistors with scandium contacts. *Nano Lett.* **13**, 100–105 (2013).

# Acknowledgements

R.Y. acknowledges the support from National Natural Science Foundation of China (NSFC) (Grants 62250073, 62104140, U21A20505), the Lingang Laboratory Open Research Fund (Grant No. LG-QS-202202-11), Science and Technology Commission of Shanghai Municipality (STCSM) Shanghai Rising-Star Program (Grant 23QA1405300) and Natural Science Project General Program (Grant 21ZR1433800), Natural Science Foundation of Chongqing (CSTB2022NSCQ-MSX1095), and Biren Technology–Shanghai Jiao Tong University Joint Laboratory Open Research Fund. Z.H. acknowledges the support from NSFC (Grant 62102257). S.F. acknowledges the support from NSFC (Grant 62074124), and the Fundamental Research Funds for the Central Universities (Grant xzy012020011). The authors thank the Center for Advanced Electronic Materials and Devices (AEMD) of Shanghai Jiao Tong University, for the support in device fabrication and measurements.

# Author contributions

R.Y. conceived the whole research. M.X., Y.J., and R.Y. performed the device fabrication and measurements. Y.J and C.N. performed the simulation. M.X. and A.T. did the 2D material growth. Z.L., S.F., X.L., and L.J. assisted in the data analysis. M.X., Y.J., Z.H., and R.Y. wrote the manuscript. Z.H. and R.Y. supervised the project. All authors discussed and reviewed the manuscript.

# **Competing interests**

The authors declare no competing interests.

# Additional information

**Supplementary information** The online version contains supplementary material available at https://doi.org/10.1038/s41467-023-41736-2.

**Correspondence** and requests for materials should be addressed to Zhezhi He or Rui Yang.

**Peer review information** *Nature Communications* thanks Stefan Tappertzhofen, and the other, anonymous, reviewer(s) for their contribution to the peer review of this work.

**Reprints and permissions information** is available at http://www.nature.com/reprints

**Publisher's note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit http://creativecommons.org/ licenses/by/4.0/.

© The Author(s) 2023