# nature communications

Article

https://doi.org/10.1038/s41467-023-41041-y

# Wide-range and area-selective threshold voltage tunability in ultrathin indium oxide transistors

Received: 25 February 2023

Accepted: 21 August 2023

Published online: 28 August 2023

Check for updates

Robert Tseng<sup>1</sup>, Sung-Tsun Wang<sup>1</sup>, Tanveer Ahmed<sup>1</sup>, Yi-Yu Pan<sup>1</sup>, Shih-Chieh Chen<sup>1</sup>, Che-Chi Shih<sup>2</sup>, Wu-Wei Tsai<sup>2</sup>, Hai-Ching Chen<sup>2</sup>, Chi-Chung Kei<sup>3</sup>, Tsung-Te Chou<sup>3</sup>, Wen-Ching Hung<sup>4,5</sup>, Jyh-Chen Chen<sup>4</sup>, Yi-Hou Kuo<sup>6</sup>, Chun-Liang Lin  $\mathbb{O}^6$ , Wei-Yen Woon<sup>2</sup> $\square$ , Szuya Sandy Liao<sup>2</sup> & Der-Hsien Lien  $\mathbb{O}^1$  $\square$ 

The scaling of transistors with thinner channel thicknesses has led to a surge in research on two-dimensional (2D) and quasi-2D semiconductors. However, modulating the threshold voltage ( $V_T$ ) in ultrathin transistors is challenging, as traditional doping methods are not readily applicable. In this work, we introduce a optical-thermal method, combining ultraviolet (UV) illumination and oxygen annealing, to achieve broad-range  $V_T$  tunability in ultrathin In<sub>2</sub>O<sub>3</sub>. This method can achieve both positive and negative  $V_T$  tuning and is reversible. The modulation of sheet carrier density, which corresponds to  $V_T$  shift, is comparable to that obtained using other doping and capacitive charging techniques in other ultrathin transistors, including 2D semiconductors. With the controllability of  $V_T$ , we successfully demonstrate the realization of depletion-load inverter and multi-state logic devices, as well as wafer-scale  $V_T$  modulation via an automated laser system, showcasing its potential for low-power circuit design and non-von Neumann computing applications.

The field-effect transistor (FET) is a fundamental component in modern electronics. The threshold voltage ( $V_T$ ) of a FET is a key parameter that determines its electronic functions, not only defining its switching modes but also scaling the supply voltage in the logic gates. In modern circuits, transistors are often tailored with different  $V_T$  during the manufacturing process to enhance performance and lower power consumption. The ability to precisely control the  $V_T$  of a transistor allows it to be used as a memory element, such as flash memory. In recent years, beyond-binary tunability between the "1" and "0" states has become particularly interesting in post–von Neumann applications, such as neuromorphic computation<sup>1,2</sup>, multi-state memory<sup>3,4</sup> and multiplexed sensing<sup>5</sup>. The capacity to finely tune  $V_T$  over a wide range is crucial for these applications, as it directly impacts the storage capacity and weight precision of associated devices. It enables the development of advanced technologies that can perform complex tasks and have a wide range of applications in fields such as artificial intelligence, machine learning, and the Internet of Things (IoT).

Atomically thin semiconductors, including two-dimensional and other quasi-2D materials, have shown great potential to develop beyond-silicon electronics. Indium oxide ( $In_2O_3$ ) recently emerged as a promising channel material for FETs as it can be thinned down to 1 nm and maintains high electron mobility beyond 100 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, showing high on-state drain current density  $I_D > 20 \text{ A mm}^{-1}$  (refs. 6,7). This advancement allows for the scaling of  $In_2O_3$  to align with modern technology nodes, and is expected to complement silicon-based systems for future back-end-of-line (BEOL) integration, expanding its range of applications beyond display technology. Moreover,  $In_2O_3$  exhibits high potential to engineer the  $V_T$  as a benefit generally granted

<sup>1</sup>Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan. <sup>2</sup>Research & Development, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan. <sup>3</sup>Taiwan Instrument Research Institute, National Applied Research Laboratories, Hsinchu, Taiwan. <sup>4</sup>Department of Mechanical Engineering, National Central University, Jhongli City, Taiwan. <sup>5</sup>K-Jet Laser Tek Inc., Hsinchu, Taiwan. <sup>6</sup>Department of Electrophysics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan. <sup>I</sup>e-mail: wywoona@tsmc.com; dhlien@nycu.edu.tw to the oxide semiconductors  $(OS)^8$ . In modern FETs,  $V_T$  is tuned during fabrication by adjusting the implanted dopant concentration or by modifying the work function of the gate. To enable dynamic control over  $V_T$ , additional charge-trapped layers are required, e.g., a floating gate<sup>9,10</sup>. In OS-based FETs,  $V_T$  can be tuned by various approaches such as post-fabrication thermal annealing<sup>11,12</sup>, chemical doping<sup>13</sup>, passivation<sup>14</sup>, metal decorations<sup>15</sup>, and incorporating a gate electrode with selected work functions<sup>16</sup>, etc. It is known that vacancy-related surface effects play a crucial role in altering the charge carrier density of the OS, leading to the ease of  $V_T$  tunability. Even though the vacancy-related surface effects can be easily controlled, scalable  $V_T$  modulation with fine control over wide ranges is still challenging.

In this work, we report wide-range  $V_{\rm T}$  tunability in ultrathin  $\ln_2 O_3$ FETs achieved via a simple optical-thermal combined method. The method involves alternating ultraviolet (UV) illumination and oxygen annealing to achieve negative and positive  $V_{\rm T}$  tuning, respectively. The  $V_{\rm T}$  of a 2 nm-thick In<sub>2</sub>O<sub>3</sub> transistor (30 nm-thick SiO<sub>2</sub> as the dielectric) exhibits a tunable window of 20 V with a resolution of 0.05 V, equivalent to a maximum change of sheet carrier density  $(n_{2D})$  from  $2 \times 10^{10}$  cm<sup>-2</sup> to  $2 \times 10^{12}$  cm<sup>-2</sup> with a resolution of  $10^9$  cm<sup>-2</sup>. Importantly, this method is an entire post-fabrication process, and the  $V_{\rm T}$  modulation is reversible. We show that the  $V_{\rm T}$  of distributed transistors in a circuit can be selectively tuned, enhancing the gain of a depletion-load inverter by an order of magnitude. Exploiting the spatial  $V_{\rm T}$  tunability, we show that such local control of  $V_{\rm T}$  can be used to pattern the  $V_{\rm T}$  profile in a channel of a transistor to enable multi-step transfer characteristics, advocating potential for innovative logic design and neuromorphic applications. To further demonstrate the wafer-scale practicality, we fabricated In<sub>2</sub>O<sub>3</sub> transistors on a 4-inch wafer and utilize the industry-level laser illumination system to achieve automatic large-area  $V_{\rm T}$  tuning for selected In<sub>2</sub>O<sub>3</sub> transistors across the entire wafer.

#### **Results and discussion**

Indium has been utilized across a variety of applications (element scarcity is shown in Supplementary Table 1), including displays (e.g., IGZO), transparent electrodes (e.g., ITO), and solar cells (e.g., CIGS). In this study, ultrathin  $In_2O_3$  is employed as the channel material of a transistor, as shown schematically in Fig. 1a. The transistor is fabricated using atomic layer deposition (ALD) to form a 2–4 nm  $In_2O_3$  layer on p<sup>+</sup> <sup>+</sup>Si substrates with a 30 nm-thick SiO<sub>2</sub>. Nickel is used as the source and drain contacts. It is important to note that the entire fabrication process is compatible with back-end-of-line (BEOL) CMOS processes, as it is carried out below the thermal budget of 300 °C ("Methods")<sup>17</sup>. The

high-resolution transmission electron microscopy (HRTEM; Supplementary Fig. 1) image reveals the amorphous nature and the atomic level uniformity of the In<sub>2</sub>O<sub>3</sub> films is confirmed by AFM (Supplementary Fig. 2), which effectively accounts for the minimal device-todevice variation (Supplementary Fig. 3). It has been shown that  $In_2O_3$ shows high electron mobilities even in an amorphous phase<sup>18</sup>. This is because the electronic property of OS is insensitive to crystallinity. Their transport is determined by the overlapping of s orbitals between neighboring metal atoms (e.g., indium) and is less affected by structural disorders<sup>8</sup>. The Tauc plot extracted from absorption spectra (Fig. 1b and Supplementary Fig. 4) shows that the bandgap of  $In_2O_3$ increases with decreasing channel thickness  $(t_{ch})$ , from 2.7 eV  $(t_{ch} = 4 \text{ nm})$  to 3 eV  $(t_{ch} = 2 \text{ nm})$  due to the enhanced quantum confinement effect. This finding is similar to the layer-dependent bandgap changes observed in 2D materials, revealing the quasi-2D feature of the ultrathin In<sub>2</sub>O<sub>3</sub> films<sup>19</sup>.

Figure 1c shows the transfer characteristics  $(I_D - V_G)$  of 2 nm In<sub>2</sub>O<sub>3</sub> transistors annealed at 200 °C in O2 and N2 environments. The transfer characteristics  $(I_{\rm D}-V_{\rm G})$  of  $\ln_2 O_3$  below 2 nm is shown in Supplementary Fig. 5 and saturation behavior  $(I_D - V_D)$  is shown in Supplementary Fig. 6.  $O_2$  and  $N_2$  annealing lead to  $V_T$  shifts to +6 V and -20 V, respectively; both show effective tuning of  $V_{\rm T}$  after 30 min of annealing (the  $V_{\rm T}$ extraction method is described in the "Methods" section). While the traditional annealing method can effectively tune the  $V_{\rm T}$  of  $\ln_2 O_3$ transistors, precise control of  $V_{\rm T}$  over the tuning range is difficult. Figure 2a illustrates the proposed approach to achieve fine-tuning of  $V_{\rm T}$  in ultrathin In<sub>2</sub>O<sub>3</sub> transistors. The device is first subjected to O<sub>2</sub> annealing, which shifts the  $V_{\rm T}$  to +6 V. Subsequent UV irradiation (365 nm) on  $In_2O_3$  transistors shifts the  $V_T$  to the negative values (Fig. 2b), where the magnitude of  $V_{\rm T}$  shifts depends on the exposure time, incident power density and wavelength (Fig. 2c and Supplementary Figs. 7 and 8). Note that UV exposure causes an accumulation of  $V_{\rm T}$  shift, leading to a saturation point of -15 V with a tuning resolution of 0.05 V within a tunable window  $\Delta V_{\rm T}$  of 21 V (Supplementary Fig. 9). To verify reproducibility of our approach, we tested devices with identical fabrication processes but different metal contacts (Pd. Pt) and substrates (10 nm HfO<sub>2</sub> as the gate dielectric). All results exhibited consistent trends, regardless of substrate and metal contacts. (Supplementary Fig. 10). Importantly, the  $V_{\rm T}$  modulation using the proposed approach is reversible. UV-exposed In<sub>2</sub>O<sub>3</sub> transistors with negative  $V_{\rm T}$  can be reset to have a value of 5 V after O<sub>2</sub> annealing. Figure 3a shows repeated  $V_{\rm T}$  modulation achieved by multiple O<sub>2</sub> annealing-UV exposure cycles. The field effect mobility ( $\mu_{FF}$ ) of the



Fig. 1 | Device structures and high-resolution transmission electron microscopy (HRTEM) images of atomic layer deposition (ALD) deposited  $In_2O_3$  transistors. a Schematic of a 2 nm  $In_2O_3$  transistor. The inset shows the HRTEM image of the ALD-deposited ultrathin  $In_2O_3$  films. The scale bar is 5 nm. b Tauc plot of the  $In_2O_3$  films as a function of film thickness. The fitting of the curve is done

based on the Tauc model ( $\alpha$ : absorption coefficient; h: Planck's constant; v: frequency of vibration). **c** Transfer curves of 2 nm ln<sub>2</sub>O<sub>3</sub> transistors with channel width/length of 10/2  $\mu$ m and annealed under N<sub>2</sub> and O<sub>2</sub> for 30 min at 150 °C. Note that the amounts of threshold voltage ( $V_T$ ) shifts are saturated after 30 minutes ( $I_D$ : drain current;  $V_D$ : drain voltage;  $V_G$ : gate voltage).

а



**Fig. 2**|  $V_T$  tuning in ultrathin In<sub>2</sub>O<sub>3</sub> transistors via ultraviolet (UV) exposure. a A schematic of  $V_T$  tuning in ultrathin In<sub>2</sub>O<sub>3</sub> transistors through UV exposure combined with thermal annealing; the inset is the microscopic image of the transistor with a scale bar of 5 µm. **b** Transfer curves of 2 nm In<sub>2</sub>O<sub>3</sub> transistors with channel width/length of 10/2 µm after post treatments. The arrow represents the transition of transfer curves with UV light exposure (red lines) and O<sub>2</sub> annealing (blue lines) ( $I_D$ : drain current;  $V_D$ : drain voltage;  $V_G$ : gate voltage). **c** A contour plot of  $V_T$  shifts as

a function of UV exposure time and power density. Devices were annealed at 150 °C in O<sub>2</sub> for 30 min to reset the  $V_T$  before each UV exposure measurement. The absorbed power density increasing from  $1 \times 10^6$  mW cm<sup>-2</sup> to  $1 \times 10^8$  mW cm<sup>-2</sup> for exposure times from 30 s to 300 s under 365 nm laser illumination. The measurement time interval is 30 s and the transfer characteristics of the device are immediately measured (<5 s) after UV illumination. The plot consists of 7 different power densities and 10 different exposure times.



Fig. 3 | Reversibility of  $V_T$  tuning in ultrathin In<sub>2</sub>O<sub>3</sub> transistors. a  $V_T$  of a 2 nm In<sub>2</sub>O<sub>3</sub> transistor with channel width/length of 10/2 µm during multiple O<sub>2</sub> annealing and UV exposure cycles. In<sub>2</sub>O<sub>3</sub> transistors are thermally annealed under O<sub>2</sub> for 30 min, followed by UV illumination under a power density of 1 mW cm<sup>-2</sup>. The blue triangles are the  $V_T$  after O<sub>2</sub> annealing. The red triangles are the  $V_T$  after UV

exposure. The dashed lines separate different switching cycle and the shaded areas represent the treatments (blue:  $O_2$  annealing; red: UV exposure). **b** The field effect mobility ( $\mu_{FE}$ ) of ultrathin  $\ln_2 O_3$  transistors as a function of  $V_T$  tuned by the proposed method.

transistors is maintained at  $49 \pm 5$  cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, indicating that the properties of the  $In_2O_3$  transistors are not significantly affected by the tuning  $V_T$  processes (Fig. 3b). Additionally, we also conduct the bias stress experiment to investigate behavior and reliability of transistors under different bias conditions after the treatment of  $O_2$  annealing and UV exposure (Supplementary Fig. 11). A gate voltage was applied at ±15 V for 1000 s, with both source and drain grounded. The transfer characteristics of the device are immediately measured (<1 s) after bias stress. Furthermore, to evaluate the potential damage caused by laser exposure, we performed finite element simulations to analyze the temperature changes. The results indicate only a slight increase in temperature at the applied incident power densities (Supplementary Fig. 12).

The size of the tunable window  $\Delta V_T$  is dependent on the thickness of the In<sub>2</sub>O<sub>3</sub>, as shown in Fig. 4a, b ( $V_T$  shift as a function of channel length is shown in Supplementary Fig. 13). In<sub>2</sub>O<sub>3</sub> with a thickness of 4 nm shows the largest tunable window, whereas In<sub>2</sub>O<sub>3</sub> with a thickness of 2 nm is capable of being tuned between the enhancement mode ( $V_T > 0 V$ ) and the depletion mode ( $V_T < 0 V$ ). The offsets of tunable window for different thickness can be explained by the quantum confinement effect on the trap-neutral level model<sup>19</sup>. Fermi level is located deeply inside the conduction band for thicker In<sub>2</sub>O<sub>3</sub> and aligns within the bandgap for thinner In<sub>2</sub>O<sub>3</sub> as the bandgap is enlarged due to the enhanced quantum confinement effect.

To further quantify the  $V_{\rm T}$  shift, we extract 2D carrier density  $(n_{2D})$  using the Drude model  $n_{2D} = I_D L/(qWV_D \mu_{FE})$ , where q is the electron charge,  $I_D$  is the source-drain current at zero gate voltage,  $V_D$  is the source-drain voltage, and  $\mu$  is the field effect carrier mobility. Based on the Drude model, we benchmark our method against other  $V_{\rm T}$  tuning methods used in different classes of ultrathin semiconductors. Figure 4c shows the  $n_{2D}$  of 2D semiconductors modulated by various chemical doping schemes<sup>20–30</sup>, which ranges from 10<sup>12</sup> to 10<sup>13</sup> cm<sup>-2</sup> depending on the doping methods and materials (details in Supplementary Table 2). The tunable ranges of  $n_{2D}$  achieved in  $\ln_2O_3$ 





**Fig. 4** | **Tunable**  $V_T$  windows and benchmarks of  $In_2O_3$  transistors versus other ultrathin transistors. a The range of the tunable window of  $In_2O_3$  transistors with various  $In_2O_3$  thicknesses, channel width/length of  $10/2 \,\mu$ m. b The range of  $V_T$  after treatment. c Benchmark of sheet carrier density ( $n_{2D}$ ) for different classes of ultrathin semiconductors with different thicknesses<sup>20-30</sup>, calculated using both the

Drude model and the parallel-plate capacitor model. The shaded areas represent different classes of materials (red:  $In_2O_3$ ; purple: monolayer 2D materials). **d** The  $\Delta n_{2D}$  for different classes of ultrathin semiconductors based on capacitively charged structures. Shaded area represents different material categories (red:  $In_2O_3$ ; green: ferroelectric memories; yellow: flash memories).

transistors vary from  $10^{10}$  cm<sup>-2</sup> to  $10^{13}$  cm<sup>-2</sup> depending on the thickness. 2 nm  $In_2O_3$  exhibits the widest  $n_{2D}$  tunable window (2 ×  $10^{10}$  cm<sup>-2</sup> to 2 ×  $10^{12}$  cm<sup>-2</sup>), indicating the proposed method is competitive among various 2D doping techniques. The proposed methods offer a comparable effect to chemical doping, while providing the advantages of reversibility and area selectivity. In contrast to the substantial challenges associated with chemical doping in 2D materials, our method showcases the ease of achieving effective carrier concentration tuning in ultrathin  $In_2O_3$ . Moreover, our approach minimizes fabrication processes, thereby enhancing its potential for seamless integration in BEOL applications.

Another commonly used approach to control the  $V_{\rm T}$  of a transistor is through device design, usually done by inserting a layer that can be capacitively charged. For instance, flash memories store charge in a charge-trapping layer to modulate  $V_{\rm T}$  through the trapping and detrapping process. Similarly, ferroelectrics modulate  $V_{\rm T}$  by controlling the polarization of a ferroelectric layer. The density of stored charge carriers  $n_{\rm 2D}$  is around  $10^{12}$  cm<sup>-2</sup> to  $10^{13}$  cm<sup>-2</sup> for graphene and related 2D materials-based flash memories and ferroelectric memories. The  $\Delta n_{\rm 2D}$ for  $\ln_2 O_3$  extracted by the parallel-plate capacitor model ( $1.5 \times 10^{13}$ ,  $2.3 \times 10^{13}$  and  $2.8 \times 10^{13}$  cm<sup>-2</sup> for 2, 3 and 4 nm, respectively) is of the same order as flash memories and ferroelectric memories without extra gates (Fig. 4d)<sup>9,31-35</sup>. The details of 2D-based charge-storing schemes are summarized in Supplementary Table 3. Compared to other 2D doping and capacitively charged techniques, the proposed method demonstrates a more effective way to largely tune the carrier density in  $In_2O_3$  transistors, enabling  $In_2O_3$  transistors for innovative circuit and memory applications.

We conducted cyclically annealing between N2 and O2 environments to investigate the mechanism (Supplementary Fig. 14). The results demonstrate that the  $V_{\rm T}$  shift by N<sub>2</sub> and O<sub>2</sub> annealing is reversible, similar to the reversibility observed in UV exposure and O2 annealing processes. This result implies that the mechanisms underlying these two approaches may be identical. It is known that electronic properties of amorphous In<sub>2</sub>O<sub>3</sub> can be altered by oxygenrelated defects such as oxygen vacancies and oxygen adatoms on the surface<sup>36</sup>. Oxygen vacancies act as shallow donors and contribute to the spontaneous n-type conductivity of the In<sub>2</sub>O<sub>3</sub> (the shallow donor level is observed in scanning tunneling microscopy (STS) shown in Supplementary Fig. 15). Oxygen adatoms, on the other hand, act as acceptor-like traps that counter-dope the n-type OS. Annealing in oxygen-rich or oxygen-scarce (N2 or vacuum) environments causes a rebalance of physically adsorbed oxygen adatoms, leading to positive and negative  $V_{\rm T}$  shifts, respectively. Furthermore, exposure to UV light generates holes that neutralize the negatively charged oxygen adatoms, resulting in their detachment and a decrease in the  $V_{\rm T}$ . This proposed mechanism is supported by the measurement of  $V_{\rm T}$  retention in different atmospheres, as shown in Supplementary Fig. 16. Additionally, the  $V_{\rm T}$  exhibits almost no change over time in an ultrahigh vacuum environment  $(10^{-9} \text{ torr})$ , which further highlights the crucial role of oxygen adatoms in this process. The results suggest that the stability could be improved by implementing effective



**Fig. 5** | **Applications of ultrathin In<sub>2</sub>O<sub>3</sub> transistor with laser exposure. a** A schematic and optical microscope image of In<sub>2</sub>O<sub>3</sub> inverter (*h*: Planck's constant; *v*: frequency of vibration;  $V_{DD}$ : drain voltage;  $V_{SS}$ : source voltage;  $V_{IN}$ : input voltage;  $V_{OUT}$ : output voltage). **b** The voltage transfer characteristics of 2 nm In<sub>2</sub>O<sub>3</sub> inverter with channel width/length of 10/2 µm before UV laser illumination. **c** The voltage transfer characteristics of ln<sub>2</sub>O<sub>3</sub> inverter with channel width/

length of  $10/2 \,\mu$ m after UV laser illumination. **d** A schematic of ultrathin  $\ln_2O_3$  transistor with multi-state logic function ( $V_G$ : gate voltage;  $I_D$ : drain current;  $R_1$ : resistance of first channel;  $R_2$ : resistance of second channel;  $V_{T1}$ : threshold voltage of first channel;  $V_{T2}$ : threshold voltage of second channel). **e**, The transfer characteristics of  $\ln_2O_3$  transistor with UV laser illumination on the specific area. **f** The transfer characteristics with the first-order derivative of  $\log(I_D)$  from **e**.

isolation or passivation to minimize the exposure of  $\mbox{In}_2\mbox{O}_3$  to the atmosphere.

#### Demonstration of depletion-load inverter and multi-step logic

The proposed method allows for precise control of  $V_{\rm T}$ , making it useful for advanced low-power circuits<sup>37</sup>. Here, we demonstrate a depletion-load inverter by adjusting the  $V_{\rm T}$  of the selected  $\ln_2 O_3$ transistors in a circuit, achieved by employing a micro-laser system that can focus UV exposure selectively on In<sub>2</sub>O<sub>3</sub> transistors (details in "Methods"). Figure 5a illustrates the layout of an inverter circuit with two n-type In<sub>2</sub>O<sub>3</sub> transistors connected by local bottom gates. Both transistors are set to enhancement mode via O<sub>2</sub> annealing, resulting in a  $V_{\rm T}$  shift to +5 V. When  $V_{\rm DD}$  is applied,  $V_{\rm OUT}$  is limited as the channel resistance of the load transistor is large, resulting in a small gain of 2 for  $V_{DD} = 3 V$  (Fig. 5b). After exposing the load transistor to UV light, tuning the selected transistor to depletion mode, the inverter becomes a depletion-load inverter with an enhanced gain of 18 (Fig. 5c). Note that the depletion load inverter serves as a proof of concept for our proposed technology. Integrating a complementary MOS configuration has the potential to further optimize the performance of inverters, resulting in reduced power consumption and improved spatial advantages. The functionality of the circuit is activated via the proposed method with local  $V_{\rm T}$  tunability, giving a higher degree of freedom to design and calibrate the circuit even after fabrication.

The ability to locally adjust the  $V_{\rm T}$  with high spatial resolution in  $\ln_2 O_3$  transistors allows for creating non-uniform  $V_{\rm T}$  patterns in the channel and enables new functions. We demonstrate that a

reconfigurable  $In_2O_3$  transistor can switch between binary and multistate logic without the need for multiple gates<sup>38</sup> or heterojunctions<sup>39</sup>. Figure 5d illustrates a transistor with uniform  $V_T$  along the channel detailed in Supplementary Fig. 17. After UV exposure on the selected area, non-uniform  $V_T$  pattern forms on the channel. The equivalent circuit configuration changes depending on the scanning pathways, consisting of parallel resistors and transistors with different  $V_T$ depending on the exposure time. As a result, a single swing in transfer characteristics turns to double-swing characteristics (Fig. 5e, f), increasing the information capacity of a single transistor. The demonstration of an  $In_2O_3$ -based multi-state logic device introduces an alternative strategy to design reconfigurable multifunctional logic circuits and has the potential for neuromorphic applications (Supplementary Fig. 18)<sup>40,41</sup>.

#### Wafer-scale $V_{\rm T}$ modulation

To further demonstrate the practicability of our technique, we fabricated  $In_2O_3$  transistors on a 4-inch wafer (Fig. 6a) and employed an automated laser illumination system (Laser Lift-Off System; K-JET LASER TEK Inc.) for large-scale  $V_T$  tuning (Fig. 6b). The system allows for precise alignment to direct focused flat-top illumination onto selected devices, enabling localized  $V_T$  modulation (Fig. 6c, Supplementary Movie 1 and tool details in Methods). We demonstrate the scalability by tuning  $V_T$  for 450 transistors in an 18 × 25 array (Fig. 6d). The initial  $V_T$  was set to -7 V through  $O_2$  annealing for all transistors (Fig. 6e), and the  $V_T$  of the laser-exposed transistors were tuned to negative values (Fig. 6f). The transfer curves after  $V_T$  modulation were shown in Fig. 6g, demonstrating the consistency of the proposed



**Fig. 6** | **Large-area**  $V_T$  **modulation. a** An image of ultrathin  $In_2O_3$  transistor arrays on a 4-inch wafer. The scale bar is 1 cm. **b** Schematics of the automated laser illumination system used for  $V_T$  modulation. **c** An optical microscope image of UV laser exposure on the designated channel area. The inset is the illustration of flattop laser beams. The scale bar is 50 µm. **d** An optical microscope image of the basic array unit on 4-inch wafer consisted of an 18 × 25 array (450 transistors). The scale

bar is 200 µm. **e** A contour plot showing the  $V_T$  of the transistors in the array before  $V_T$  tuning. **f** A contour plot showing the  $V_T$  of the transistors in the array after  $V_T$  tuning. **g** The transfer curves of the devices with channel width/length of 10/2 µm in the array after  $V_T$  tuning (red line: UV exposed areas; blue line: unexposed area). **h** The histogram of  $V_T$  of the devices in the array after  $V_T$  tuning. **i** The histogram of  $\mu_{FF}$  of the devices in the array after  $V_T$  tuning.

approach. The  $V_{\rm T}$  of unexposed transistors remained the same after the large-area tuning, as shown in Fig. 6h. The  $\mu_{FE}$  distribution shows that the mobility increases slightly after UV exposure (Fig. 6i), in agreement with previous results. Note that the device-to-device variation, induced by the variation in film quality across the wafer, may potentially be mitigated through the utilization of industrial-level ALD tools. Furthermore, the  $V_{\rm T}$  tuning precision could be improved by the incorporation of patterned photomasks. This demonstration not only shows capability of wafer-scale fabrication and  $V_{\rm T}$  tuning on multiple transistors, but also opens up possibilities for enhancing circuit functionality beyond  $V_{\rm T}$  adjustment.

In summary, we demonstrate the wide-range  $V_T$  tunability in ultrathin  $In_2O_3$  using an optical-thermal method. This approach is comparable to doping and capacitively charged techniques used in other ultrathin semiconductors and avoids the need for external dopants and complex processes. Our demonstration of a depletion-load inverter suggests that this  $V_T$  tuning method has the potential to enable new functionalities in combinational logic circuits. Additionally, we have demonstrated a single device with multi-state logic function, which opens up new possibilities for the design of multifunctional logic circuits and non-von Neumann computing. Moreover, we conducted large-scale  $V_T$  modulation using an industry-level tool to

highlight the practical applicability of this method alongside individual device testing.

### Methods

#### **Device fabrication**

The device fabrication started with a standard wet and dry pre-clean of 300 mm Si substrate. The highly phosphorus-doped Si, which carrier density is over  $10^{21}$  cm<sup>-3</sup>, was grown on Si substrate as a global back-gate. Then, 30 nm SiO<sub>2</sub> was deposited by ALD at 260 °C with (H<sub>2</sub>Si[N(C<sub>2</sub>H<sub>5</sub>)<sub>2</sub>]<sub>2</sub>) as the precursor. Afterwards, In<sub>2</sub>O<sub>3</sub> thin films with different thicknesses were deposited by ALD at 200 °C using (CH<sub>3</sub>)<sub>3</sub>In (TMIn) and O<sub>3</sub> as indium (In) and oxygen (O) precursors. The active areas of In<sub>2</sub>O<sub>3</sub> were defined by lithography with HCl etching with the channel width/length of 10/2 µm. Standard lithography patterning and lift-off procedures were performed to contact the In<sub>2</sub>O<sub>3</sub> thin films with metal electrodes. 40 nm Ni was deposited by e-beam evaporation on In<sub>2</sub>O<sub>3</sub> to serve as source/drain ohmic contacts.

#### Inverter fabrication

The inverter fabrication started with a standard wet and dry pre-clean of 250 mm Si with a 50 nm SiO<sub>2</sub> substrate. Then, the local back gate of

40 nm Ni was deposited by e-beam evaporation. Afterwards, 6 nm  $HfO_2$  was deposited by ALD at 250 °C with TDMAHf as a precursor for 70 cycles. After the gate dielectric deposition, 2 nm  $In_2O_3$  thin films were deposited by ALD at 200 °C using  $(CH_3)_3In$  (TMIn) and  $O_3$  as In and O precursors. The active areas of  $In_2O_3$  were defined by lithography with HCl etching for 5 s. Then, the contact holes were patterned by standard lithography, followed by BOE etching for 5 min. Finally, a Ni (40 nm) film was deposited by e-beam evaporation to serve as source/drain ohmic contacts and metal line interconnections.

#### Device characterization

As-grown In<sub>2</sub>O<sub>3</sub> was then measured for thickness using a transmission electron microscope (TEM). A focused ion beam (FIB) system (Auriga, Carl Zeiss) was used to fabricate the cross-sectional specimen, which was then examined by a TEM (none-Cs Metrios). The electronic characteristics were measured by an Agilent B2902B source. The  $\mu_{FE}$  and  $V_T$  of ultrathin In<sub>2</sub>O<sub>3</sub> transistors were determined in linear regime using conventional MOSFET equation for  $V_D \ll V_G - V_T$ :  $I_D = \frac{W}{L} \mu_{FE} C_{OX} (V_G - V_T) V_D$ , where  $C_{OX}$  is the oxide capacitance. The result of  $\mu_{FE}$  can be obtained from  $\mu_{FE} = \frac{Ig_m}{WC_{OX}V_D}$ , where  $g_m$  is maximum transconductance. The resulted  $V_T$  was determined by linear extrapolation, which was conducted by plotting  $I_D$  versus  $V_G$ , extrapolating from maximum transconductance ( $g_m$ ) to  $I_D = 0$  and adding  $V_D/2$  to obtain the intercept at  $V_G$  axis.

#### Laser exposure

The 365 and 532 nm laser beams were generated by diode lasers (RGB Laser systems, Lambda Beam). The laser light passes through a shutter (NM Laser Product, LST-5VDC) to control the laser exposure time. Following the shutter, an ND filter was used to control the laser incident power. After that, the laser beam (365, 532 nm) was focused on the device through a fixed optical path using a ×50 objective lens (OLYMPUS, LMPlanFL N ×50, NA = 0.5) with a laser spot diameter of -10  $\mu$ m. Meanwhile, the absorbed power was measured by a power meter which comprised a detector (Thorlab, S120VC) and a meter (Thorlab, PM100D).

#### Thermal annealing

The fabricated devices were placed in a customized chamber with two gas inlets. Then, the devices were annealed in  $O_2$  and  $N_2$  with 1 liter per minute gas flow for 30 min at 150 °C. The pressure was kept at about 1 atm.

#### Absorption spectra

The  $In_2O_3$  films were deposited on a 200 µm-thick glass substrate following the same ALD process as mentioned before. An ellipsometer determined the thickness of  $In_2O_3$  films for absorption measurement. A Hitachi U-4100 spectrophotometer was used to investigate the transmittance of samples between the 300 and 700 nm range with an integrating sphere. Absorptance of the films was calculated using the relation A = 100 - (T + R).

#### Wafer-scale V<sub>T</sub> modulation

Wafer-scale  $V_T$  modulation was achieved using an automatic laser illumination tool (Laser Lift-Off System; K-JET LASER TEK Inc.). The laser spot size and shape can be customized by a mask based on our specific needs, allowing for arbitrary adjustments. The laser intensity is uniformly distributed across the entire exposure area ( $20 \,\mu$ m ×  $1 \,\mu$ m for this study), commonly known as flat-top beams, achieved via applying a mask on the optical path to ensure consistent laser exposure within the targeted region. Laser pulses with energy of 0.0015 J/cm<sup>2</sup>, a wavelength of 365 nm, and a pulse width of 26 ns were directed onto the desired regions or devices. The scanning rate is ~1 ms/transistor.

#### **Data availability**

Relevant data supporting the key findings of this study are available within the article and the Supplementary Information file. All raw data generated during the current study are available from the corresponding authors upon request.

#### References

- 1. Seo, S. et al. Artificial optic-neural synapse for colored and colormixed pattern recognition. *Nat. Commun.* **9**, 1–8 (2018).
- 2. Lee, M. et al. Brain-inspired photonic neuromorphic devices using photodynamic amorphous oxide semiconductors and their persistent photoconductivity. *Adv. Mater.* **29**, 1700951 (2017).
- 3. Shen, H. et al. Multistate memory enabled by interface engineering based on multilayer tungsten diselenide. ACS Appl. Mater. Interfaces **12**, 58428–58434 (2020).
- 4. Ríos, C. et al. Integrated all-photonic non-volatile multi-level memory. *Nat. Photonics* **9**, 725–732 (2015).
- Fahad, H. M. et al. Room temperature multiplexed gas sensing using chemical-sensitive 3.5-nm-thin silicon transistors. Sci. Adv. 3, e1602557 (2017).
- Si, M., Lin, Z., Chen, Z. & Peide, D. Y. First demonstration of atomiclayer-deposited BEOL-compatible In<sub>2</sub>O<sub>3</sub> 3D Fin transistors and integrated circuits: high mobility of 113 cm<sup>2</sup>/V s, maximum drain current of 2.5 mA/µm and maximum voltage gain of 38 V/V in In<sub>2</sub>O<sub>3</sub> inverter. In 2021 Symposium on VLSI Technology 1–2 (IEEE, 2021).
- Zhang, Z. et al. A gate-all-around InO Nanoribbon FET with near 20 mA/m drain current. *IEEE Electron. Device Lett.* 43, 1905–1908 (2022).
- 8. Nomura, K. et al. Thin-film transistor fabricated in single-crystalline transparent oxide semiconductor. *Science* **300**, 1269–1272 (2003).
- Sup Choi, M. et al. Controlled charge trapping by molybdenum disulphide and graphene in ultrathin heterostructured memory devices. *Nat. Commun.* 4, 1–7 (2013).
- Baeg, K. J., Noh, Y. Y., Sirringhaus, H. & Kim, D. Y. Controllable shifts in threshold voltage of top-gate polymer field-effect transistors for applications in organic nano floating gate memory. *Adv. Funct. Mater.* 20, 224–230 (2010).
- Si, M., Charnas, A., Lin, Z. & Peide, D. Y. Enhancement-mode atomiclayer-deposited In<sub>2</sub>O<sub>3</sub> transistors with maximum drain current of 2.2 A/mm at drain voltage of 0.7 V by low-temperature annealing and stability in hydrogen environment. *IEEE Trans. Electron. Devices* 68, 1075–1080 (2021).
- Kikuchi, Y. et al. Device characteristics improvement of a-In-Ga-Zn-O TFTs by low-temperature annealing. *Thin Solid Films* 518, 3017–3021 (2010).
- Chen, Y. et al. Polymer doping enables a two-dimensional electron gas for high-performance homojunction oxide thin-film transistors. *Adv. Mater.* **31**, 1805082 (2019).
- 14. Kim, T., Kim, M. J., Lee, J. & Jeong, J. K. Boosting carrier mobility in zinc oxynitride thin-film transistors via tantalum oxide encapsulation. ACS Appl. Mater. Interfaces **11**, 22501–22509 (2019).
- Lien, D.-H., Retamal, J. R. D., Ke, J.-J., Kang, C.-F. & He, J.-H. Surface effects in metal oxide-based nanodevices. *Nanoscale* 7, 19874–19884 (2015).
- Zan, H.-W. et al. Dual gate indium-gallium-zinc-oxide thin film transistor with an unisolated floating metal gate for threshold voltage modulation and mobility enhancement. *Appl. Phys. Lett.* **98**, 153506 (2011).
- Sedky, S., Witvrouw, A., Bender, H. & Baert, K. Experimental determination of the maximum post-process annealing temperature for standard CMOS wafers. *IEEE Trans. Electron. Devices* 48, 377–385 (2001).
- 18. Kamiya, T., Nomura, K. & Hosono, H. Origins of high mobility and low operation voltage of amorphous oxide TFTs: electronic

structure, electron transport, defects and doping. *J. Disp. Technol.* **5**, 273–288 (2009).

- Si, M. et al. Why In<sub>2</sub>O<sub>3</sub> can make 0.7 nm atomic layer thin transistors. Nano Lett. **21**, 500–506 (2020).
- 20. Fang, H. et al. High-performance single layered WSe<sub>2</sub> p-FETs with chemically doped contacts. *Nano Lett.* **12**, 3788–3792 (2012).
- 21. Fang, H. et al. Degenerate n-doping of few-layer transition metal dichalcogenides by potassium. *Nano Lett.* **13**, 1991–1995 (2013).
- Jo, S. H. et al. A high-performance WSe<sub>2</sub>/h-BN photodetector using a triphenylphosphine (PPh<sub>3</sub>)-based n-doping technique. *Adv. Mater.* 28, 4824–4831 (2016).
- Kiriya, D., Tosun, M., Zhao, P., Kang, J. S. & Javey, A. Air-stable surface charge transfer doping of MoS<sub>2</sub> by benzyl viologen. J. Am. Chem. Soc. **136**, 7853–7856 (2014).
- 24. Li, X. et al. Isoelectronic tungsten doping in monolayer MoSe<sub>2</sub> for carrier type modulation. *Adv. Mater.* **28**, 8240–8247 (2016).
- Li, Y., Xu, C.-Y., Hu, P. & Zhen, L. Carrier control of MoS<sub>2</sub> nanoflakes by functional self-assembled monolayers. ACS Nano 7, 7795–7804 (2013).
- Liu, X. et al. P-type polar transition of chemically doped multilayer MoS<sub>2</sub> transistor. Adv. Mater. 28, 2345–2351 (2016).
- 27. Tang, B. et al. Direct n-to p-type channel conversion in monolayer/ few-layer  $WS_2$  field-effect transistors by atomic nitrogen treatment. ACS Nano **12**, 2506–2513 (2018).
- Yang, L. et al. Chloride molecular doping technique on 2D materials: WS<sub>2</sub> and MoS<sub>2</sub>. Nano Lett. 14, 6275–6280 (2014).
- Zhang, S. et al. Controllable, wide-ranging n-doping and p-doping of monolayer group 6 transition-metal disulfides and diselenides. *Adv. Mater.* **30**, 1802991 (2018).
- Du, Y., Yang, L., Zhou, H. & Peide, D. Y. Performance enhancement of black phosphorus field-effect transistors by chemical doping. *IEEE Electron. Device Lett.* 37, 429–432 (2016).
- 31. Jie, W. et al. Ferroelectric polarization effects on the transport properties of graphene/PMN-PT field effect transistors. *J. Phys. Chem. C* **117**, 13747–13752 (2013).
- Lee, H. S. et al. MoS<sub>2</sub> nanosheets for top-gate nonvolatile memory transistor channel. Small 8, 3111–3115 (2012).
- Lee, Y. T. et al. Nonvolatile charge injection memory based on black phosphorous 2D nanosheets for charge trapping and active channel layers. Adv. Funct. Mater. 26, 5701–5707 (2016).
- Li, D. et al. Nonvolatile floating-gate memories based on stacked black phosphorus-boron nitride-MoS<sub>2</sub> heterostructures. *Adv. Funct. Mater.* 25, 7360–7365 (2015).
- Lu, Z. et al. Electrically induced, non-volatile, metal insulator transition in a ferroelectric-controlled MoS<sub>2</sub> transistor. *Appl. Phys. Lett.* 112, 043107 (2018).
- Conley, J. F. Instabilities in amorphous oxide semiconductor thinfilm transistors. *IEEE Trans. Device Mater. Reliab.* 10, 460–475 (2010).
- Mutoh, S. I., Douseki, T., Matsuya, Y., Aoki, T., Shigematsu, S. & Yamada, J. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS. *IEEE J. Solid State Circuits* 30, 847–854 (1995).
- Yi, J. et al. Double-gate MoS<sub>2</sub> field-effect transistors with full-range tunable threshold voltage for multifunctional logic circuits. *Adv. Mater.* 33, 2101036 (2021).
- Shim, J. et al. Phosphorene/rhenium disulfide heterojunction-based negative differential resistance device for multi-valued logic. *Nat. Commun.* 7, 1–8 (2016).
- 40. Mennel, L. et al. Ultrafast machine vision with 2D material neural network image sensors. *Nature* **579**, 62–66 (2020).
- Zhou, F. et al. Optoelectronic resistive random access memory for neuromorphic vision sensors. Nat. Nanotechnol. 14, 776–782 (2019).

## Acknowledgements

This work was supported by the National Science and Technology Council, Taiwan, under Grant No. NSTC 110-2112-M-009-010-MY3. This work was in part supported by the "Advanced Semiconductor Technology Research Center" from The Featured Areas Research Center Program within the frame work of the Higher Education Sprout Project by the Ministry of Education (MOE) in Taiwan and in part under Grant No. NSTC 111-2634-F-A49-008. This work was in part supported by Semiconductor Research Corporation under Grant No. SRC 2022-PK-3801. The research was supported by Taiwan Semiconductor Manufacturing Company. D.-H.L. acknowledges the Yushan Scholar Program by the MOE in Taiwan. R.T. would like to thank Dr. Hsin-Fu Kuo from GoMore for scholarship financial support. The author also thanks Dr. Yu Ming Lin and Dr. Chung Te Lin for resource support in sample preparation.

## **Author contributions**

R.T. and D.-H.L. conceived the idea and designed the experiment. W.-Y.W. and D.-H.L. provided scientific guidance throughout. R.T., S.-T.W., Y.-Y.P., and S.-C.C. performed the device fabrication and the measurement. C.-C.K. and T.T.C. designed and developed the ALD tools. W.-Y.W. and S.S.L. provided engineering guidance for ALD growth. C.-C.S., W.-W.T. and H.-C.C. performed the ALD growth and TEM. Y.-H.K. and C.-L.L. performed the STS. W.-C.H. and J.-C.C. designed the laser illumination system and performed large-area VT tuning experiments. R.T., S.-T.W., W.-Y.W. and D.-H.L. analyzed the data. R.T., T.A., and D.-H.L. wrote the paper. All authors have read and approved the final version of the paper.

# **Competing interests**

The authors declare no competing interests.

# **Additional information**

**Supplementary information** The online version contains supplementary material available at https://doi.org/10.1038/s41467-023-41041-y.

**Correspondence** and requests for materials should be addressed to Wei-Yen Woon or Der-Hsien Lien.

**Peer review information** *Nature Communications* thanks Luisa Petti and the other, anonymous, reviewer(s) for their contribution to the peer review of this work. A peer review file is available.

# **Reprints and permissions information** is available at http://www.nature.com/reprints

**Publisher's note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit http://creativecommons.org/ licenses/by/4.0/.

© The Author(s) 2023