

# Vertically grown ultrathin $\text{Bi}_2\text{SiO}_5$ as high- $\kappa$ single-crystalline gate dielectric

Received: 27 April 2023

Accepted: 13 July 2023

Published online: 21 July 2023

Check for updates

Jiabiao Chen<sup>1</sup>, Zhaochao Liu<sup>1</sup>, Xinyue Dong<sup>1</sup>, Zhansheng Gao<sup>1</sup>, Yuxuan Lin<sup>1</sup>, Yuyu He<sup>1</sup>, Yingnan Duan<sup>1</sup>, Tonghuai Cheng<sup>1</sup>, Zhengyang Zhou<sup>2</sup>, Huixia Fu<sup>3</sup>, Feng Luo<sup>1</sup> & Jinxiong Wu<sup>1</sup>✉

Single-crystalline high- $\kappa$  dielectric materials are desired for the development of future two-dimensional (2D) electronic devices. However, current 2D gate insulators still face challenges, such as insufficient dielectric constant and difficult to obtain free-standing and transferrable ultrathin films. Here, we demonstrate that ultrathin  $\text{Bi}_2\text{SiO}_5$  crystals grown by chemical vapor deposition (CVD) can serve as excellent gate dielectric layers for 2D semiconductors, showing a high dielectric constant ( $>30$ ) and large band gap ( $\sim 3.8$  eV). Unlike other 2D insulators synthesized via in-plane CVD on substrates, vertically grown  $\text{Bi}_2\text{SiO}_5$  can be easily transferred onto other substrates by polymer-free mechanical pressing, which greatly facilitates its ideal van der Waals integration with few-layer  $\text{MoS}_2$  as high- $\kappa$  dielectrics and screening layers. The  $\text{Bi}_2\text{SiO}_5$  gated  $\text{MoS}_2$  field-effect transistors exhibit an ignorable hysteresis ( $\sim 3$  mV) and low drain induced barrier lowering ( $\sim 5$  mV/V). Our work suggests vertically grown  $\text{Bi}_2\text{SiO}_5$  nanoflakes as promising candidates to improve the performance of 2D electronic devices.

Two-dimensional (2D) semiconductors hold great promise for fabricating more-than-Moore transistors and exploring the emergent transport properties<sup>1–5</sup>, but achieving their theoretical performance also requires compatible high- $k$  dielectrics to guarantee efficient gate control<sup>6–10</sup>. Compared to traditional amorphous dielectrics ( $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$ )<sup>11–13</sup>, single-crystalline gate insulators with dangling-bond-free surfaces are more competitive to fabricate high-performance 2D devices with reduced interfacial scatterings and gate hysteresis<sup>14–18</sup>. For example, hexagonal boron nitride (*h*-BN) has been widely used as a van der Waals (vdWs) substrate to improve carrier mobility and investigate exotic properties of 2D materials<sup>19–23</sup>. However, *h*-BN is also well known for its shortcomings of low dielectric constant ( $k=2-4$ ) and harsh conditions (pressure:  $>4$  G Pa, temperature:  $>1673$  K) for the growth of high-quality single crystals<sup>24</sup>. Therefore, it is highly desirable to discover new vdWs insulators similar to *h*-BN, but has a much higher dielectric constant and more facile synthetic conditions, for exploring

the emergent transport properties of 2D materials in a high- $\kappa$  dielectric environment, as well as for fabricating 2D-material-based electronic devices with scaled supply voltage<sup>15,16</sup>. Even so, very rare have succeeded<sup>18,25</sup>. Very recently, Peng et al.<sup>18</sup> reported the synthesis of  $\text{Bi}_2\text{SeO}_5$  bulk crystals grown by chemical vapor transport (CVT), which can be exfoliated into few-nanometer-thick nanosheets and serve as an “*h*-BN” like high- $k$  dielectric to improve the mobility of 2D materials and enable the observation of quantum Hall effects in  $\text{Bi}_2\text{O}_2\text{Se}$ . Nevertheless, the CVT process for the synthesis of  $\text{Bi}_2\text{SeO}_5$  bulk crystals is also very time-consuming (typically  $\sim 40$  days). Besides, similar to other vdWs dielectrics, transferable  $\text{Bi}_2\text{SeO}_5$  nanoflakes with suitable thicknesses and domain sizes were also prepared by a low-efficiency method of mechanical exfoliation for subsequent vdWs device integration.

Compared to mechanical exfoliation, direct growth of free-standing ultrathin 2D insulators with high- $k$  nature by chemical

<sup>1</sup>Tianjin Key Lab for Rare Earth Materials and Applications, Center for Rare Earth and Inorganic Functional Materials, Smart Sensor Interdisciplinary Science Center, School of Materials Science and Engineering, Nankai University, Tianjin 300350, China. <sup>2</sup>State Key Laboratory of High Performance Ceramics and Superfine Microstructure, Shanghai Institute of Ceramics, Chinese Academy of Sciences, Shanghai 200093, China. <sup>3</sup>Center of Quantum Materials and Devices & College of Physics, Chongqing University, Chongqing 401331, China. ✉e-mail: [jxwu@nankai.edu.cn](mailto:jxwu@nankai.edu.cn)

vapor deposition (CVD) is much more efficient, but remains challenging. Typically, CVD-grown atomically thin 2D insulators with a layered crystal structure preferably adopt an in-plane growth mode on substrates<sup>26–29</sup>, which will inevitably set obstacles for clean sample transfer and subsequent vdWs integration. However, if an ultrathin 2D insulator can be vertically grown on the substrate, just like the case in Bi<sub>2</sub>O<sub>2</sub>Se<sup>30,31</sup>, the transfer problem can be easily overcome due to much reduced interfacial interaction.

Bi<sub>2</sub>SiO<sub>5</sub> is a well-known high- $\kappa$  dielectrics with an Aurivillius-type layered structure and a large band gap of 3.5–4.4 eV<sup>32–35</sup>. According to the previous works regarding the bulk single crystals and polycrystalline powders of Bi<sub>2</sub>SiO<sub>5</sub>, Bi<sub>2</sub>SiO<sub>5</sub> shows an anisotropic dielectric constant<sup>36,37</sup> and its out-of-plane dielectric constant can be as high as 30–80<sup>36–39</sup>, and thus was suggested as a potential candidate for high-temperature dielectrics<sup>39</sup>. Here, Bi<sub>2</sub>SiO<sub>5</sub> was demonstrated as an excellent gate dielectric for 2D semiconductors. Ultrathin Bi<sub>2</sub>SiO<sub>5</sub> single crystals with thickness down to monolayer were successfully synthesized by a facile CVD method, concurrently owing to the high dielectric constant (>30), large band gap (~3.8 eV), and large breakdown field strength. Remarkably, the preferable CVD growth mode of Bi<sub>2</sub>SiO<sub>5</sub> can be regulated from in-plane to out-of-plane under optimized conditions, showing great feasibility on sample transfer by polymer-free mechanical pressing. Using ultrathin Bi<sub>2</sub>SiO<sub>5</sub> nanoflakes as the vdW dielectrics and screening layers, we can greatly regulate the carrier density and improve the carrier mobility of few-layer MoS<sub>2</sub> (almost fifteen times higher than on the SiO<sub>2</sub> substrate at 5 K). Besides, the MoS<sub>2</sub> field-effect transistors (FETs) using Bi<sub>2</sub>SiO<sub>5</sub> as dielectrics can operate at 0.5 V, exhibiting a large  $I_{\text{on}}/I_{\text{off}}$  (>10<sup>8</sup>), an ignorable hysteresis (~3 mV), low DIBL value (~5 mV/V) and low gate leakage current (~10<sup>-13</sup> A).

## Results

**Structure, CVD growth, and characterization of layered Bi<sub>2</sub>SiO<sub>5</sub>** As shown in Fig. 1a, bismuth silicate Bi<sub>2</sub>SiO<sub>5</sub> possesses a monoclinic lattice with *Cc* space group (quasi-orthogonal,  $a = 15.12 \text{ \AA}$ ,  $b = 5.44 \text{ \AA}$ ,  $c = 5.29 \text{ \AA}$ ,  $\beta = 90.07^\circ$ ) and has an Aurivillius-type layered crystal structure with alternatively stacked [Bi<sub>2</sub>O<sub>2</sub>]<sub>n</sub><sup>2n+</sup> and [SiO<sub>3</sub>]<sub>n</sub><sup>2n-</sup> layers along the *a*-axis. The first-principle calculations were performed to investigate the band structure of layered Bi<sub>2</sub>SiO<sub>5</sub>. As shown in Fig. 1b, Bi<sub>2</sub>SiO<sub>5</sub> exhibits a large direct band gap of ~3.79 eV, whose conduction band minimum (CBM) and valence band maximum (VBM) are both locate at  $\Gamma$  point of the first Brillouin zone and mainly originate from Bi-*p* and O-*p* orbitals, respectively.


The essential prerequisite for using Bi<sub>2</sub>SiO<sub>5</sub> as single-crystalline dielectrics with strong gate control is to achieve its growth of atomically thin films. However, the CVD growth of ultrathin Bi<sub>2</sub>SiO<sub>5</sub> crystals remains a challenge yet. To our knowledge, SiO<sub>2</sub> is chemically inert and has a very high melting point, which prevents it to be used as Si supplier during the CVD growth of Si-based compounds to some extent. Nevertheless, it's well known that the fluorides will react with SiO<sub>2</sub> to form volatile Si-based precursors. As a result, we developed a facile CVD method for the synthesis of Bi<sub>2</sub>SiO<sub>5</sub> ultrathin crystals by using the BiF<sub>3</sub> powders as Bi supplier and SiO<sub>2</sub> powders or quartz boat as Si supplier (see Supplementary Fig. 1). With this method, ultrathin Bi<sub>2</sub>SiO<sub>5</sub> crystals with various thicknesses can be readily obtained on mica substrates. As shown in Fig. 1c, d and Supplementary Fig. 2, at a relatively high growth temperature (~1023 K), Bi<sub>2</sub>SiO<sub>5</sub> adopts a preferable in-plane growth mode on mica, which is widely observed in the CVD synthesis of layered materials, revealing a transparent square-like shape and atomically thin nature (down to monolayer, Supplementary Fig. 3). Normally, the in-plane growth mode will result in a large attaching area and strong bonding force between the epitaxial layer and the substrate, thereby adding difficulties for sample transfer and subsequent vdWs integration. Remarkably, the preferable growth mode of Bi<sub>2</sub>SiO<sub>5</sub> on mica can be regulated from in-plane to out-of-

plane growth modes just by lowering its growth temperature, which is similar to the case of Bi<sub>2</sub>O<sub>2</sub>Se<sup>30</sup>. As shown in Fig. 1e and Supplementary Fig. 2b, c, vertically grown ultrathin Bi<sub>2</sub>SiO<sub>5</sub> crystals gradually emerge on mica at ~973 K, then dominates the CVD growth while further lowering the temperature to ~923 K. Unlike the case in Fig. 1c, vertically grown Bi<sub>2</sub>SiO<sub>5</sub> crystals with thickness ranging from 7.5 to 50 nm can be easily transferred onto various substrates (such as SiO<sub>2</sub>/Si, Fig. 1e) by a polymer-free mechanical pressing (Supplementary Fig. 4), showing an atomically flat surface even after sample transfer (Fig. 1f). The transferable feature without unfavorable residual polymer contaminations makes free-standing Bi<sub>2</sub>SiO<sub>5</sub> appealing for fabricating vdWs heterojunction device. Occasionally, the CVD-grown Bi<sub>2</sub>SiO<sub>5</sub> nanoflakes revealed a terraced morphology with a step height of ~0.76 nm (Fig. 1g), consistent with the theoretical value for the monolayer step in Bi<sub>2</sub>SiO<sub>5</sub>. It's worth noting that the CVD-grown Bi<sub>2</sub>SiO<sub>5</sub> shows excellent air stability, whose surface morphology and roughness of Bi<sub>2</sub>SiO<sub>5</sub> nanoplates remain almost the same when exposed to air for more than 7 months, which is an important metric for device fabrication as a high- $\kappa$  gate dielectric (Supplementary Figs. 5, 6). More details about the comparison experiments conducted to understand how the reaction goes in the CVD growth of Bi<sub>2</sub>SiO<sub>5</sub> and the possible reason for its in-plane and out-of-plane growth can be found in the discussion part of supporting information (Supplementary Figs. 7, 8).

The crystalline phase of as-grown samples was confirmed by transmission electron microscopy (TEM), Raman spectroscopy, and X-ray diffraction (XRD). As shown in Fig. 1h, i and Supplementary Fig. 9, we performed high-resolution TEM imaging along three-zone axes [namely (010), (011), and (100)], as well as corresponding fast Fourier transform (FFT) fringes. Based on the atomic-resolved cross-sectional TEM technique, the alternative stacking of [Bi<sub>2</sub>O<sub>2</sub>]<sub>n</sub><sup>2n+</sup> and the [SiO<sub>3</sub>]<sub>n</sub><sup>2n-</sup> layers with a layer space of 0.76 nm was observed. Besides, the averaged atomic ratio of Bi/Si was measured close to 2:1 by energy dispersive spectroscopy (EDS, Supplementary Figs. 9, 10), which is consistent with the chemical formula of Bi<sub>2</sub>SiO<sub>5</sub>. The active modes at 70, 97, 149, 208, 298, 372, 433 cm<sup>-1</sup> of the Raman spectra also matched well with monoclinic *Cc* phase of Bi<sub>2</sub>SiO<sub>5</sub> (Supplementary Fig. 11)<sup>35</sup>. Additionally, the sharp XRD peaks, which can be assigned to (*h*00) crystal planes, further confirmed the high crystalline quality of the CVD-grown Bi<sub>2</sub>SiO<sub>5</sub> nanoplates (Supplementary Fig. 11c).

## Dielectric properties of vertically grown Bi<sub>2</sub>SiO<sub>5</sub> nanoplates

The transfer feasibility for vertically grown Bi<sub>2</sub>SiO<sub>5</sub> nanoplates greatly facilitates the evaluation of their intrinsic properties, such as dielectric constant, band gap, and breakdown field strength. As shown in Fig. 2a, metal-insulator-metal (MIM) capacitors were fabricated on quartz substrates to extract the dielectric constant of Bi<sub>2</sub>SiO<sub>5</sub> nanoflakes with varied thicknesses by capacitance-voltage (*C*-*V*) measurements. Here, the thick graphite and In/Au metals serve as the bottom and top electrodes, respectively. Thanks to high- $\kappa$  nature, Bi<sub>2</sub>SiO<sub>5</sub> nanoflake with a thickness of 25.6 nm demonstrated a very high capacitance density of 1.12  $\mu\text{F}/\text{cm}^2$  at 100 Hz (Fig. 2a), revealing a slight decrease when the measuring frequency is up to 1 MHz. The corresponding capacitance-frequency (*C*-*f*) measurements showed the similar results (Fig. 2b). It is worth noting that the absolute capacitance value (>1  $\times 10^{-12}$  F) measured is ~2–3 orders higher than the instrument's offset and noise level (<1.5  $\times 10^{-14}$  F, Supplementary Fig. 12). Based on the *C*-*V* and *C*-*f* data, we can estimate the effective permittivity ( $\epsilon_{\text{eff}}$ ) of Bi<sub>2</sub>SiO<sub>5</sub> to be ~32.4 at 100 Hz, which is preferable than commercial amorphous high- $\kappa$  oxide such as Al<sub>2</sub>O<sub>3</sub> ( $k = 7$ – $9$ )<sup>13,40,41</sup> and HfO<sub>2</sub> ( $k = 13$ – $17$ )<sup>41,42</sup>, and higher than most of reported vdWs single-crystalline dielectrics, such as *h*-BN ( $k = 3.5$ )<sup>43,44</sup>, CaF<sub>2</sub> ( $k = 8.4$ )<sup>14</sup>, Bi<sub>2</sub>SeO<sub>5</sub> ( $k = 15.6$ )<sup>18</sup>, VOCl<sub>3</sub> ( $k = 11.7$ )<sup>45</sup> and ZrO<sub>2</sub> ( $k = 8$ – $19$ )<sup>17</sup>. Furthermore, we investigated the thickness-dependent  $\epsilon_{\text{eff}}$  by fabricating MIM capacitors with different Bi<sub>2</sub>SiO<sub>5</sub> thicknesses, from which we can extract very large  $\epsilon_{\text{eff}}$  values of >30 in a wide thickness range (Fig. 2c).



**Fig. 1 | Structure, growth, and characterization of ultrathin  $\text{Bi}_2\text{SiO}_5$  single crystals.** **a** Crystal structure of  $\text{Bi}_2\text{SiO}_5$  ( $Cc$ ,  $a = 15.12 \text{ \AA}$ ,  $b = 5.44 \text{ \AA}$ ,  $c = 5.29 \text{ \AA}$ ,  $\beta = 90.07^\circ$ ) with alternatively stacked  $[\text{Bi}_2\text{O}_2]_n^{2n+}$  and  $[\text{SiO}_3]_n^{2n-}$  layers. **b** Calculated band structure and density of states (DOS) of  $\text{Bi}_2\text{SiO}_5$  with a direct band gap of  $\sim 3.79 \text{ eV}$ . The first Brillouin zone is inserted in the right panel. **c** Typical optical micrograph (OM) image of square  $\text{Bi}_2\text{SiO}_5$  nanoplates showing an in-plane growth mode on mica substrate. **d** OM images of  $\text{Bi}_2\text{SiO}_5$  nanoplates with thickness-dependent color contrasts on mica. The inset shows the typical atomic force microscope (AFM) image of an ultrathin  $\text{Bi}_2\text{SiO}_5$  nanoplate with a thickness of


$3.9 \text{ nm}$  (5 layers) and an atomically smooth surface. **e** Scanning electron microscopy (SEM) image of 2D  $\text{Bi}_2\text{SiO}_5$  crystals vertically grown on mica substrate. **f** Thickness-dependent color contrasts for  $\text{Bi}_2\text{SiO}_5$  nanoplates transferred onto  $\text{SiO}_2/\text{Si}$  substrate by a polymer-free mechanical pressing. The AFM image of a  $7.5\text{-nm}$ -thick  $\text{Bi}_2\text{SiO}_5$  nanoplate was inserted in **f**. **g** Typical AFM image of a terraced  $\text{Bi}_2\text{SiO}_5$  nanoplates with a clear step of  $0.76 \text{ nm}$ . **h, i** Cross-sectional atomic-resolved high angle annular dark field (HAADF) images (left) and corresponding fast Fourier transform (FFT) diffraction spots (right) of chemical vapor deposition (CVD) grown  $\text{Bi}_2\text{SiO}_5$  nanoplates taken along the zone axes of  $[010]$  (**h**) and  $[011]$  (**i**), respectively.

The gradual decrease of  $\epsilon_{\text{eff}}$  while thinning down can be ascribed to the existence of interfacial “dead layer” in the MIM device, which is similar to other MIM devices<sup>15,46–48</sup>.

An ideal gate dielectric also needs a large band gap to inhibit the current leakage. Here, vertically grown  $\text{Bi}_2\text{SiO}_5$  nanoflakes were directly transferred onto the polished quartz substrate by mechanical pressing for the ultraviolet-visible (UV-vis) absorption measurements. As shown in Fig. 2d, the optical band gap of CVD-grown  $\text{Bi}_2\text{SiO}_5$  can be extracted as  $\sim 3.80 \text{ eV}$  by Tauc’s law, which is consistent with the theoretical value ( $3.79 \text{ eV}$ , Fig. 1b). To illustrate the metrics of  $\text{Bi}_2\text{SiO}_5$  as a gate dielectric, the relationship between band gap and dielectric constant of representative gate dielectrics in literature was plotted in Fig. 2e, clearly indicating the coexistence of high dielectric constant and large band gap in  $\text{Bi}_2\text{SiO}_5$ . Moreover, we evaluated the breakdown

field strength ( $E_{\text{bd}}$ ) of the  $\text{Bi}_2\text{SiO}_5$  nanoplates by conductive atomic force microscope (C-AFM) measurements on  $p^+ \text{ Si}$ . As shown in Fig. 2f, the CVD-grown  $\text{Bi}_2\text{SiO}_5$  showed thickness-dependent breakdown field strength ranging from  $7.2$  ( $13.5 \text{ nm}$ ) to  $9.4$  ( $8.2 \text{ nm}$ )  $\text{MV cm}^{-1}$ , which is close to that of dielectrics in the silicon industry such as  $\text{Al}_2\text{O}_3$ <sup>49</sup> and  $\text{HfO}_2$ <sup>50</sup> but owns higher dielectric constant. We should emphasize that the C-AFM is a very local and microscopic tool to measure the breakdown voltage of a dielectric insulator, which may be not the same as the global one determined by MIM device. For example, the breakdown experiments based on the MIM devices gave a breakdown field strength of  $3\text{--}5 \text{ MV/cm}$  instead while varying the thickness of  $\text{Bi}_2\text{SiO}_5$  from  $10.1$  to  $21.4 \text{ nm}$  (Supplementary Fig. 13).

The features of easy-to-transfer, ultra-flat surface, high dielectric constant, large band gap, and breakdown field strength make  $\text{Bi}_2\text{SiO}_5$



**Fig. 2 | Dielectric constant, band gap, and breakdown field strength of CVD-grown  $\text{Bi}_2\text{SiO}_5$  nanoflakes.** **a** Typical Bias-dependent capacitance ( $C$ ) measurements on CVD-grown  $\text{Bi}_2\text{SiO}_5$  nanoflake with a common metal-insulator-metal (MIM) device configuration, where the thick graphite and In/Au metals serve as the bottom and top electrodes (inset), respectively. The dielectric constant ( $\epsilon_r$ ) of  $\text{Bi}_2\text{SiO}_5$  was estimated as  $\sim 32.4$  at 100 Hz. **b** Corresponding frequency-dependent capacitance ( $C$ - $f$ ) characteristics of the MIM device, whose OM image is inset in **b**. **c** The thickness-dependent effective permittivity ( $\epsilon_{\text{eff}}$ ) of  $\text{Bi}_2\text{SiO}_5$  nanoflakes with a measuring frequency of 100 Hz. The dashed blue curve is a visual guide. **d** Ultraviolet-visible (UV-vis) absorption spectrum of CVD-grown  $\text{Bi}_2\text{SiO}_5$  nanoflakes transferred onto quartz substrate with high coverage by mechanical pressing. The inset shows the fitting of its optical band gap ( $\sim 3.8$  eV) by Tauc's law, where  $a$ ,  $h$ , and  $\nu$  are the absorption coefficient, Planck constant and frequency, respectively. **e** Energy band gap versus dielectric constant of representative dielectric materials in literature, showing the coexistence of high dielectric constant and large band gap in  $\text{Bi}_2\text{SiO}_5$ . The dashed line is a visual guide. **f** Thickness-dependent current-voltage curves of  $\text{Bi}_2\text{SiO}_5$  nanoplates measured by C-AFM, showing a high breakdown field strength of 9.4 MV/cm (8.2 nm).


highly competitive as gate dielectrics and high- $\kappa$  substrates for dielectric screening. Here, we combine  $\text{Bi}_2\text{SiO}_5$  with mechanically exfoliated few-layer  $\text{MoS}_2$  to construct  $\text{Bi}_2\text{SiO}_5/\text{MoS}_2$  FETs for demonstrating its advantages as back-gate dielectrics (Fig. 3), dielectric screening substrate (Fig. 4) and top-gate dielectrics (Fig. 5).

### Vertically grown $\text{Bi}_2\text{SiO}_5$ as back-gate dielectric

The small contact area and weak interaction between the vertically grown  $\text{Bi}_2\text{SiO}_5$  and the mica substrate make it compatible with the well-developed aligned transfer method (For details, see Supplementary Fig. 14)<sup>19,20</sup>, allowing us to fabricate complex vdWs heterojunction devices by layer-by-layer stacking. Figure 3a showed the OM image of an as-fabricated  $\text{MoS}_2$  Hall-bar device using  $\text{Bi}_2\text{SiO}_5$  as the back-gate dielectric and multi-layer graphene as a back-gate electrode. Gated Hall measurement is a powerful tool to get a series of key parameters, such as the dielectric constant of the gate dielectric, carrier density, and Hall mobility of the channel semiconductor. Besides, it also enables us to get the transfer and output characteristics by defining two out of six electrodes as source and drain. Figure 3b showed Hall resistance ( $R_{\text{xy}}$ ) as a function of magnetic field ( $B$ ) under different gate voltages ( $V_g$ ) at room temperature, from which we can extract the  $V_g$ -dependent sheet carrier densities ( $n_{2D}$ ). By linear fitting the curve of  $n_{2D}$ - $V_g$  (Fig. 3c), the estimated slope equals the  $C_{\text{ox}}/e$ , where  $C_{\text{ox}}$  is capacitance density and  $e$  is the elementary charge. The  $C_{\text{ox}}$  for a 22-nm-thick  $\text{Bi}_2\text{SiO}_5$  can be as high as  $1.45 \mu\text{F}/\text{cm}^2$ , suggesting a very high dielectric constant ( $\epsilon_r \sim 36$ ), which is consistent with the value extracted by  $C$ - $V$  measurements in a reasonable accuracy. On the other hand,

very large capacitance density suggests that we can greatly regulate the carrier density and electrical behavior of the  $\text{MoS}_2$  semiconductor. As confirmed by the room-temperature Hall measurements (Fig. 3c), a very high carrier density of  $1.83 \times 10^{13} \text{cm}^{-2}$  can be doped into the channel by applying a  $V_g$  of 2 V on  $\text{Bi}_2\text{SiO}_5$  dielectrics. To this end, the temperature-dependent longitudinal resistance ( $R_{\text{xx}}-T$ ) behavior of  $\text{MoS}_2$  can be greatly regulated from insulating to metallic one when sweeping the  $V_g$  from 0.4 to 2 V (Fig. 3d), indicating the great potential of  $\text{Bi}_2\text{SiO}_5$  dielectric as a powerful tool for physical state regulation.

To examine whether ultrathin  $\text{Bi}_2\text{SiO}_5$  can serve as excellent back-gate dielectrics of a FET, we define the electrodes #1, #4 and graphene as source, drain, and gate electrodes, respectively. The dual-sweep transfer curves of  $\text{MoS}_2/\text{Bi}_2\text{SiO}_5/\text{Gr}$  FET were presented in Fig. 3e, showing a large  $I_{\text{on}}/I_{\text{off}}$  of  $>10^8$ , and a small SS value of  $-64 \text{ mV}/\text{decade}$ . Considering the relatively complex device fabrication process (Supplementary Fig. 14), chemical residuals will inevitably remain at the interfaces between the graphene,  $\text{Bi}_2\text{SiO}_5$  and  $\text{MoS}_2$ , which are detrimental to the device performance. Nevertheless, the FET still exhibited small hysteresis of  $-15 \text{ mV}$ , which is comparable to the value obtained after interface optimization<sup>51</sup>. Thanks to the Ohmic contact formed by In/Au electrodes (Fig. 3f), two-terminal field-effect mobility of the device can be as high as  $18.6 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  by linear fitting the transfer curve, which is comparable to the Hall mobility measured at room temperature ( $23.7 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  at  $V_g = 2 \text{ V}$ , Supplementary Fig. 15). Notably,  $\text{Bi}_2\text{SiO}_5$  was also verified as an excellent gate insulator while shrinking the channel length of  $\text{MoS}_2$  FETs down to 100 nm and even 30 nm (Supplementary Figs. 16, 17).



**Fig. 3 | MoS<sub>2</sub> Hall-bar device with the vertically grown ultrathin Bi<sub>2</sub>SiO<sub>5</sub> nano-flake as the high- $\kappa$  back-gate dielectrics. **a** OM image of an as-fabricated MoS<sub>2</sub> (-2.7 nm) Hall-bar device on SiO<sub>2</sub>/Si substrate, in which a thin flake of Bi<sub>2</sub>SiO<sub>5</sub> (-22 nm) and multi-layer graphene were adopted as gate dielectric and back-gate electrode, respectively. **b** Hall resistance ( $R_{xy}$ ) as a function of magnetic field ( $B$ ) under various gate voltages ( $V_g$ ) from 0 to 2 V at 300 K. **c** The extracted  $V_g$ -dependent sheet carrier density ( $n_{2D}$ ), in which a high dielectric constant ( $\epsilon_r$ ) of -36 was derived by linear fitting. The Error bars are based on the standard deviations of**

slope fitting on  $R_{xy}$ - $B$  curves. **d** Longitudinal resistance ( $R_{xx}$ ) as a function of temperature ( $T$ ) under different  $V_g$  from 0.4 to 2.0 V, showing a gate-induced insulator-to-metal transition. **e** Two-probe transfer curves of the back-gated MoS<sub>2</sub>/Bi<sub>2</sub>SiO<sub>5</sub> field-effect transistor (FET) measured by defining the probes of 1 and 4 as source and drain terminals, showing  $I_{on}/I_{off} > 10^8$ , SS - 64 mV/decade. The inset shows a small hysteresis of -15 mV. The extracted two-terminal field-effect mobility of the device is 18.6 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>. **f** The corresponding output curves measured in a  $V_g$  range from 2 to -2 V.


### Vertically grown Bi<sub>2</sub>SiO<sub>5</sub> as high- $\kappa$ screening layer

Dangling bonds on SiO<sub>2</sub>/Si substrate usually act as the scattering sites of Coulomb impurities (CI) to decrease the mobility of a semiconductor<sup>52-54</sup>. Theoretically speaking, using an *h*-BN-like high- $\kappa$  substrate free of dangling bonds can effectively enhance its mobility due to reduced CI scatterings and excellent dielectric screening. Figure 4a shows the scheme and OM image of as-fabricated 4-probe MoS<sub>2</sub> FETs on top of Bi<sub>2</sub>SiO<sub>5</sub> and SiO<sub>2</sub>/Si substrates. To avoid the influence of sample quality variation, one MoS<sub>2</sub> sample (4.3 nm) was simultaneously placed on Bi<sub>2</sub>SiO<sub>5</sub> (31.9 nm) and SiO<sub>2</sub> substrates for comparison. As demonstrated in Fig. 4b, the  $V_g$ -dependent two-probe  $I$ - $V$  curves (output characteristics) were measured at 300 K, showing a linear behavior over a large voltage window, confirming the Ohmic contact formed by In/Au electrodes. It's worth noting that the on-state current ( $I_{on}$ ) of MoS<sub>2</sub> on Bi<sub>2</sub>SiO<sub>5</sub> is about twice as the one on SiO<sub>2</sub>, suggesting a higher mobility of MoS<sub>2</sub> on Bi<sub>2</sub>SiO<sub>5</sub> substrate. To illuminate the influence of contact resistance, 4-probe transfer curves were measured among a temperature range of 5-300 K (Fig. 4c). By linear fitting the transfer curves, we can extract the 4-probe FET mobility ( $\mu_{FET,4-probe}$ ) as a function of temperature (Fig. 4d). Among the whole temperature range of 300-5 K, the carrier mobility of MoS<sub>2</sub> on Bi<sub>2</sub>SiO<sub>5</sub> is significantly higher than that on SiO<sub>2</sub>/Si substrate, which can be further confirmed by plotting the  $I_{ds}$  as a function of a normalized  $V_g$  by threshold voltage ( $V_g - V_{th}$ , Supplementary Fig. 18). Particularly, the mobility of MoS<sub>2</sub> on Bi<sub>2</sub>SiO<sub>5</sub> at 5 K is as high as 549.3 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, which is almost fifteen times higher than the value of MoS<sub>2</sub> on SiO<sub>2</sub>/Si (-37.4 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>). Moreover, the carrier mobility of MoS<sub>2</sub> on Bi<sub>2</sub>SiO<sub>5</sub> and SiO<sub>2</sub>/Si showed totally different temperature dependence. For

MoS<sub>2</sub>/Bi<sub>2</sub>SiO<sub>5</sub>, its carrier mobility increased monotonously upon cooling down, suggesting the phonon scattering dominated the whole transport events even at low temperature. In contrast, the carrier mobility of MoS<sub>2</sub> on SiO<sub>2</sub>/Si substrate increased first while cooling down to -150 K, but gradually decreased upon further cooling. This  $T$ -dependent mobility can be well explained by enhanced charge impurities scattering at low temperature in MoS<sub>2</sub>/SiO<sub>2</sub> interface. In a word, using Bi<sub>2</sub>SiO<sub>5</sub> as a substrate greatly improve the performance of the MoS<sub>2</sub> FET to get a higher mobility, which can be attributed to the suppressed CI scatterings in the high- $\kappa$  surroundings and ideal dielectric/semiconductor interface.

### Vertically grown Bi<sub>2</sub>SiO<sub>5</sub> as the top-gate dielectric

Top-gate FET is a widely used device configuration in practical applications. In this part, we fabricated Bi<sub>2</sub>SiO<sub>5</sub>/MoS<sub>2</sub> top-gate FETs to prove the feasibility of Bi<sub>2</sub>SiO<sub>5</sub> as top-gate dielectric layer in hysteresis-free low-power transistors (Supplementary Fig. 19). As shown in Fig. 5a, the Bi<sub>2</sub>SiO<sub>5</sub>/MoS<sub>2</sub> top-gate FET was placed on the SiO<sub>2</sub>/Si substrate, which can also serve as the back-gate dielectric and electrode when necessary. Figure 5b showed the typical dual-sweep transfer curves of a 22.9-nm-thick Bi<sub>2</sub>SiO<sub>5</sub>-based MoS<sub>2</sub> FET measured under different  $V_{ds}$  from 0.05 to 1 V. Owing to the excellent gate tunability, the transistor can be effectively turned on and off by applying a  $V_g$  within the range of -0.6-0.5 V, showing a large  $I_{on}/I_{off}$  of  $>10^6$  and a low gate leakage current of  $10^{-13}$  A (approaching the detection limit). Furthermore, the ideal SS value (-62 mV/decade), ignorable gate hysteresis (-3 mV), and low drain-induced barrier lowering (DIBL, -5 mV/V) suggest the perfect interface was formed at MoS<sub>2</sub>/Bi<sub>2</sub>SiO<sub>5</sub> interface (Supplementary



**Fig. 4 | Dielectric screening and mobility enhancement effects of CVD-grown  $\text{Bi}_2\text{SiO}_5$  nanoflakes as the high- $x$  substrates. **a** Schematic illustration and OM image of back-gate  $\text{MoS}_2$  four-probe FETs device. **b** Linear output curves ( $I_{\text{ds}}-V_{\text{ds}}$ ) of  $\text{MoS}_2$  FETs on  $\text{Bi}_2\text{SiO}_5$  (left) and on  $\text{SiO}_2$  substrate (right) measured at 300 K. **c** The**

4-probe transfer curves of  $\text{MoS}_2$  FETs measured at different temperatures (5–300 K) on  $\text{Bi}_2\text{SiO}_5$  (left) and  $\text{SiO}_2$  (right) substrates, respectively. **d** The extracted temperature-dependent 4-probe FET mobility ( $\mu_{\text{FET},4\text{-probe}}$ ) of  $\text{MoS}_2$  on  $\text{Bi}_2\text{SiO}_5$  (red) and  $\text{SiO}_2$  (blue) substrates.

Fig. 20). The  $\text{MoS}_2$  transistor showed a linear  $I_{\text{ds}}-V_{\text{ds}}$  curve at low  $V_{\text{ds}}$  region, then gradually saturated at high  $V_{\text{ds}}$  region (Fig. 5c). Particularly, the SS remains low ( $<70$  mV/decade) for different  $I_{\text{ds}}$  of several orders of magnitude for both forward and reverse top-gate sweeping (Fig. 5d). More importantly, the top-gate  $\text{Bi}_2\text{SiO}_5/\text{MoS}_2$  short-channel FET, whose channel length was defined by the gap distance between two graphene electrodes ( $\sim 180$  nm), still showed a small DIBL value of  $\sim 22$  mV/V and SS value of  $\sim 79$  mV/decade (Supplementary Fig. 21).

One step further, nearly hysteresis-free transfer curves were preserved in a dual-gate FET configuration, in which a back-gate voltage ( $V_{\text{BG}}$ ) was employed to modulate the threshold voltage ( $V_{\text{th}}$ ) of the device. As a result, the top-gate transfer curves gradually shifted as the  $V_{\text{BG}}$  varied from 5 to 0 V (Fig. 5e and Supplementary Fig. 22). By linear fitting the  $V_{\text{th}}$  as a function of  $V_{\text{BG}}$ , we can extract a slope of  $-0.0097$ , which equals to the ratio of the bottom-gate to top-gate capacitance, namely  $C(\text{SiO}_2)/C(\text{Bi}_2\text{SiO}_5)$ , when the parallel-plate capacitor model is assumed for both top and bottom gates<sup>16,55</sup>. For a 285 nm  $\text{SiO}_2$  dielectric ( $\epsilon_r = 3.9$ ), its capacitance can be calculated as  $0.0121 \mu\text{F}/\text{cm}^2$ . In this case, the capacitance and dielectric constant for a 22.9-nm-thick  $\text{Bi}_2\text{SiO}_5$  were derived as  $1.25 \mu\text{F}/\text{cm}^2$  and 32.3, both of which matched well with the value obtained by  $C-V$  (Fig. 2a) and gated Hall measurements (Fig. 3c). Next, the interface trap density  $D_{\text{it}}$  was extracted based on the following equation:<sup>15</sup>


$$SS = \ln(10) \frac{k_B T}{q} \left( 1 + \frac{qD_{\text{it}}}{C_{\text{ox}}} \right) \quad (1)$$

where SS is the subthreshold swing,  $k_B$  is Boltzmann constant,  $T$  is absolute temperature,  $q$  is the elementary charge,  $C_{\text{ox}}$  is the gate

capacitance obtained from MOS capacitance measurements. As a result, a low  $D_{\text{it}}$  value of  $2.88 \times 10^{11} \text{ cm}^{-2}/\text{eV}$  was extracted, verifying the high quality of the vdWs interface.

Moreover, the dielectric constant of  $\text{Bi}_2\text{SiO}_5$ , extracted by dual-gate transfer measurements, also showed similar thickness dependence with the  $C-V$  results (Fig. 5g). Figure 5h plotted the dual-sweep transfer curves of  $\text{MoS}_2$  FETs with different  $\text{Bi}_2\text{SiO}_5$  thicknesses (10.1–67.5 nm). Apparently, smaller  $V_g$  is needed to switch the transistor on and off when a thinner  $\text{Bi}_2\text{SiO}_5$  dielectric is used. We should emphasize that the EOT value for a 10.1 nm  $\text{Bi}_2\text{SiO}_5$  is as small as 1.3 nm, but its gate leakage current is still on the order of  $10^{-13}$  A, signifying substantial room space for further scaling of EOT and great potential applications in low-power devices. The  $I_{\text{on}}$  of  $\text{MoS}_2$  FETs in Fig. 5h seems to decrease with decreasing the thickness of  $\text{Bi}_2\text{SiO}_5$ , which may originate from the contact issues existing in the  $\text{MoS}_2$  FETs with the thin  $\text{Bi}_2\text{SiO}_5$  as gate insulators. However, we should emphasize that, the  $I_{\text{on}}$  of ultrathin  $\text{Bi}_2\text{SiO}_5$ -gated  $\text{MoS}_2$  FETs can be greatly improved by optimizing the device fabrication process. As shown in Supplementary Figs. S23–25, the  $I_{\text{on}}$  of another 10-nm-thick  $\text{Bi}_2\text{SiO}_5$ -gated  $\text{MoS}_2$  can be similar to the value of the thick  $\text{Bi}_2\text{SiO}_5$ -gated FETs ( $0.11 \mu\text{A}/\mu\text{m}$ , Fig. 5b). It is worth noting that the  $I_{\text{on}}$  is greatly limited by the remaining ungated channel in the top-gate device configuration. Additionally, as confirmed by the dual-sweep transfer curves, a nearly ideal SS value and a low normalized gate hysteresis can indeed be obtained in the  $\text{Bi}_2\text{SiO}_5$  gated  $\text{MoS}_2$  FET.

The low operating voltage is essential to fabricate low-power logic circuits. As demonstrated in Fig. 5i, we used two n-type transistors as the load and driver terminal to construct 2D inverter with a high voltage gain of 22.0. The inverter can demonstrate the logic state 0 and 1



**Fig. 5 | Hysteresis-free MoS<sub>2</sub> FETs and low-power NMOS inverters using Bi<sub>2</sub>SiO<sub>5</sub> as high- $\kappa$  top-gate dielectrics. **a** Schematic illustration of the top-gated MoS<sub>2</sub> FETs on SiO<sub>2</sub>/Si substrate with Bi<sub>2</sub>SiO<sub>5</sub> as the top-gate dielectric. **b** Typical dual-sweep transfer curves of the MoS<sub>2</sub>/Bi<sub>2</sub>SiO<sub>5</sub> FET measured under different  $V_{ds}$  from 0.05 to 1 V, showing an ideal SS value of  $-62$  mV/decade and ignorable gate hysteresis. The Insert is the OM image of a fabricated MoS<sub>2</sub> FET with Bi<sub>2</sub>SiO<sub>5</sub> as the gate dielectric. **c** Corresponding output characteristics ( $I_{ds}$ - $V_{ds}$  curves) of the device measured by varying the  $V_g$  from 0.5 to  $-0.6$  V with a 0.1 V step. **d** Extracted SS value versus  $I_{ds}$  characteristics of the device in **b**, showing a low SS value ( $<70$  mV/decade) for a wide  $I_{ds}$  range. **e** Dual gated transfer curves of the MoS<sub>2</sub>/Bi<sub>2</sub>SiO<sub>5</sub> FET under different**

back-gate voltages ( $V_{BG}$ ) from 5 to 0 V. **f** The extracted threshold voltage  $V_{th}$  from **e** as a function of  $V_{BG}$ . The linear fitting yields a slope of  $-0.0097$  and a high dielectric constant of  $-32.3$ . **g** The thickness-dependent dielectric constant of Bi<sub>2</sub>SiO<sub>5</sub> extracted by dual-gate measurement on Bi<sub>2</sub>SiO<sub>5</sub>/MoS<sub>2</sub>/SiO<sub>2</sub>/Si FET. The dotted curve is a visual guide. **h** Transfer curves of the MoS<sub>2</sub> FETs with different thickness Bi<sub>2</sub>SiO<sub>5</sub> as the top-gate dielectrics, showing a trend of smaller  $V_{th}$  for thinner Bi<sub>2</sub>SiO<sub>5</sub> thickness. The  $V_{ds}$  is 0.5 V, and no  $V_{BG}$  is applied. **i** Measured output voltage ( $V_{out}$ ) and gain as a function of input voltage ( $V_{in}$ ) of an NMOS inverter based on two MoS<sub>2</sub>/Bi<sub>2</sub>SiO<sub>5</sub> FETs under different supply voltage ( $V_{dd}$ ) from 2 V to 0.5 V.

within  $\pm 0.5$  V, showing a low dynamic power consumption of  $<0.7$  nW (Supplementary Fig. 26).

In summary, our work achieved the direct CVD growth of ultrathin free-standing high- $k$  single-crystalline dielectrics, which is much more efficient than traditional mechanical exfoliation. The vertically grown Bi<sub>2</sub>SiO<sub>5</sub> 2D crystals present the metrics for a gate dielectric, as evidenced by the coexistence of high dielectric constant, large band gap, high breakdown field strength, as well as the characteristic of easy transfer by facile polymer-free mechanical pressing. These features make Bi<sub>2</sub>SiO<sub>5</sub> attractive as an inert vdWs substrate superior to *h*-BN for exploring exotic transport properties under reduced interfacial scatterings and stronger gate control, as well as for fabricating hysteresis-free 2D transistors with scaled supply voltage.

## Methods

### CVD growth of ultrathin Bi<sub>2</sub>SiO<sub>5</sub> nanoplates on mica substrate

2D Bi<sub>2</sub>SiO<sub>5</sub> crystals were synthesized inside a homemade CVD system equipped with a single heating zone tube furnace and 30 mm diameter quartz tube. Typically, the BiF<sub>3</sub> powders (purity 99.999%, Macklin)

were placed in an empty quartz boat or on top of the SiO<sub>2</sub> powders located in the heating center, and the freshly cleaved fluorophlogopite mica substrates were placed above the quartz boat. The heating temperature of the source was 600–750 °C and the growth time was 20 min. The 50 s.c.c.m Ar and 5 s.c.c.m mixed Ar/O<sub>2</sub> (1%) gas were introduced into the CVD system as carrier gas. The system pressure was kept constant as 760 Torr during the whole growth process.

### Characterization of CVD-grown ultrathin Bi<sub>2</sub>SiO<sub>5</sub> single-crystalline dielectric

The morphologies of as-synthesized in-plane and free-standing 2D Bi<sub>2</sub>SiO<sub>5</sub> nanoplates were characterized by optical microscopy (Olympus BX53), scanning electron microscopy (SEM, JSM-7800F) and atomic force microscope (AFM, Bruker dimension icon). With a polymer-free method of mechanical pressing, vertically grown Bi<sub>2</sub>SiO<sub>5</sub> nanoflakes were transferred onto Cu grid, glass, and optical quartz substrates to perform the characterizations of transmission electron microscopy (TEM, JEM 2800), X-ray diffraction (XRD, Rigaku Smart Lab 30 KW) and absorption spectrum (SHIMADZU, UV-2600),

respectively. The Raman spectroscopy was measured on WITec alpha300R with a laser of 532 nm. The cross-sectional TEM samples of in-plane and vertically grown Bi<sub>2</sub>SiO<sub>5</sub> nanoflakes were both prepared by using a focused ion/electron dual beam system (FEI, Helios 5 CX). All cross-sectional scanning transmission electron microscopy (STEM) imaging was obtained on an aberration-corrected TEM operating at 300 kV (FEI Titan cubed Themis G2 300). The breakdown field strength of Bi<sub>2</sub>SiO<sub>5</sub> was measured with the C-AFM module of Bruker Dimension Icon.

### First-principles calculations

The structural relaxation of Bi<sub>2</sub>SiO<sub>5</sub> is performed within the framework of density function theory (DFT) using the projector augmented wave pseudopotential and the Perdew–Burke–Ernzerhof exchange–correlation functional as implemented in the VASP. The energy cut-off for the plane-wave expansion is set to 500 eV, and a Monkhorst–Pack k-mesh of 3 × 9 × 9 is used in the Brillouin zone. The energy convergence threshold is 10<sup>-6</sup> eV and the force 10<sup>-3</sup> eV Å<sup>-1</sup> in the structural optimization. In order to overcome the underestimation of energy gap from the generalized gradient approximation (GGA), we use the method of modified Becke–Johnson potential (mBJ) to calculate the electronic structure.

### Device fabrication

To illuminate the possible capacitance coupling, the Bi<sub>2</sub>SiO<sub>5</sub>-based metal-insulator-metal (MIM) capacitors were fabricated on quartz substrates rather than SiO<sub>2</sub>/Si substrates. First, the thick graphite was exfoliated onto the quartz substrate as bottom electrodes for its ultrasmooth surface. Next, the vertically grown Bi<sub>2</sub>SiO<sub>5</sub> nanoflakes were directly picked up from the mica substrate by a polypropylene carbonate/polydimethylsiloxane (PPC/PDMS) stamp, followed by aligned transfer onto the specific graphite bottom electrode by a high-precision transfer platform. Subsequently, the standard electron-beam lithography (EBL) process and thermal evaporation were used to pattern the top electrodes (In/Au, 5/40 nm).

For fabricating the back-gated MoS<sub>2</sub> Hall-bar device using graphite as bottom electrodes, the detailed process was listed as follows. First, SiO<sub>2</sub>/Si substrates (285 nm SiO<sub>2</sub>) were pretreated with O<sub>2</sub> plasma (Diener Pico plasma cleaner) for 5 min at a power of 50 W. Next, few-layer MoS<sub>2</sub> and graphite were exfoliated onto different SiO<sub>2</sub>/Si substrates. With the help of the PPC/PDMS stamp and high-precision transfer platform, the free-standing Bi<sub>2</sub>SiO<sub>5</sub> and MoS<sub>2</sub> nanoflakes were sequentially stacked on top of the graphite. The six-terminal electrode legs for the Hall-bar and the bottom metal electrodes were simultaneously written by one-step EBL and following thermal metal deposition (In/Au, 5/40 nm). The device fabrication process of 4-terminal MoS<sub>2</sub> FET includes the following parts: (1) transfer the Bi<sub>2</sub>SiO<sub>5</sub> onto SiO<sub>2</sub>/Si substrate by mechanical pressing; (2) place part of the few-layer MoS<sub>2</sub> on top of the Bi<sub>2</sub>SiO<sub>5</sub> nanosheet; (3) EBL and metal deposition (In/Au, 5/40 nm).

For the top-gated MoS<sub>2</sub> device, few-layer MoS<sub>2</sub> nanosheets were exfoliated onto SiO<sub>2</sub>/Si substrate, followed by stacking Bi<sub>2</sub>SiO<sub>5</sub> nanoflakes in the middle of the MoS<sub>2</sub> nanosheets as the gate dielectrics. The source, drain, and top-gate electrodes of MoS<sub>2</sub> FETs were patterned together with one-step EBL process and thermal metal evaporation (In/Au, 5/40 nm).

### Electrical transport measurements

2-probe electrical properties of the back-gate and top-gate MoS<sub>2</sub> FETs, including the Figs. 3e, f, 4b, 5b, c, e, h, were carried out by a semiconductor analyzer (FS-Pro) in a shielded vacuum chamber (<0.1 Torr) at room temperature, whose noise level is  $-1 \times 10^{-13}$  A within the voltage range of ±2 V. The 4-probe transfer curves and gated 4-probe measurements (such as gated  $R_{xx}$ - $T$  and Hall data), including Figs. 3b, d, 4c, were carried out in a Physical Properties Measurement Systems (PPMS-

9T, Quantum Design) equipped with a homemade electrical measurement system, which is composed of 2 Keithley 2400, and 2 Keithley 2182 A nanovoltmeter and has a noise level of  $-10^{-10}$  A within the voltage range of ±2 V. The  $C$ - $V$  and  $C$ - $f$  measurements were carried out on a FS336 LCR Meter.

### Data availability

Relevant data supporting the key findings of this study are available within the article and the Supplementary Information file. All raw data generated during the current study are available from the corresponding authors upon request.

### References

- Liu, Y. et al. Promises and prospects of two-dimensional transistors. *Nature* **591**, 43–53 (2021).
- Jiang, J. et al. Ballistic two-dimensional InSe transistors. *Nature* **616**, 470–475 (2023).
- Tan, C. et al. 2D fin field-effect transistors integrated with epitaxial high-k gate oxide. *Nature* **616**, 66–72 (2023).
- Desai, S. B. et al. MoS<sub>2</sub> transistors with 1-nanometer gate lengths. *Science* **354**, 99–102 (2016).
- Kang, K. et al. High-mobility three-atom-thick semiconducting films with wafer-scale homogeneity. *Nature* **520**, 656–660 (2015).
- Das, S. et al. Transistors based on two-dimensional materials for future integrated circuits. *Nat. Electron.* **4**, 786–799 (2021).
- Wang, S. Y. et al. Two-dimensional devices and integration towards the silicon lines. *Nat. Mater.* **21**, 1225–1239 (2022).
- Yang, S. J. et al. Gate dielectrics integration for 2D electronics: challenges, advances, and outlook. *Adv. Mater.* **34**, 2207901 (2022).
- Lin, Y. C. et al. Dielectric material technologies for 2-D semiconductor transistor scaling. *IEEE Trans. Electron Devices* **70**, 1454–1473 (2023).
- Illarionov, Y. Y. et al. Insulators for 2D nanoelectronics: the gap to bridge. *Nat. Commun.* **11**, 3385 (2020).
- Kim, H. G. et al. Atomic layer deposition on 2D materials. *Chem. Mater.* **29**, 3809–3826 (2017).
- Xiao, M. M. et al. Atomic-layer-deposition growth of an ultrathin HfO<sub>2</sub> film on graphene. *ACS Appl. Mater. Interfaces* **9**, 34050–34056 (2017).
- Li, N. et al. Atomic layer deposition of Al<sub>2</sub>O<sub>3</sub> directly on 2D materials for high-performance electronics. *Adv. Mater. Interfaces* **6**, 1802055 (2019).
- Illarionov, Y. Y. et al. Ultrathin calcium fluoride insulators for two-dimensional field-effect transistors. *Nat. Electron.* **2**, 230–235 (2019).
- Huang, J. K. et al. High-k perovskite membranes as insulators for two-dimensional transistors. *Nature* **605**, 262–267 (2022).
- Yang, A. J. et al. Van der Waals integration of high-k perovskite oxides and two-dimensional semiconductors. *Nat. Electron.* **5**, 233–240 (2022).
- Jin, Y. et al. Controllable oxidation of ZrS<sub>2</sub> to prepare high-k, single-crystal m-ZrO<sub>2</sub> for 2D electronics. *Adv. Mater.* **35**, 2212079 (2023).
- Zhang, C. C. et al. Single-crystalline van der Waals layered dielectric with high dielectric constant. *Nat. Mater.* **22**, 832–837 (2023).
- Dean, C. R. et al. Boron nitride substrates for high-quality graphene electronics. *Nat. Nanotechnol.* **5**, 722–726 (2010).
- Wang, L. et al. One-dimensional electrical contact to a two-dimensional material. *Science* **342**, 614–617 (2013).
- Bandurin, D. A. et al. High electron mobility, quantum Hall effect and anomalous optical response in atomically thin InSe. *Nat. Nanotechnol.* **12**, 223–227 (2017).
- Wu, S. F. et al. Observation of the quantum spin Hall effect up to 100 kelvin in a monolayer crystal. *Science* **359**, 76–79 (2018).
- Yang, F. Y. et al. Quantum hall effect in electron-doped black phosphorus field-effect transistors. *Nano Lett.* **18**, 6611–6616 (2018).



24. Naclerio, A. E. et al. A review of scalable hexagonal boron nitride (h-BN) synthesis for present and future applications. *Adv. Mater.* **35**, 2207374 (2023).
25. Liu, K. L. et al. A wafer-scale van der Waals dielectric made from an inorganic molecular crystal film. *Nat. Electron.* **4**, 906–913 (2021).
26. Jin, Y. Y. et al. Growth of large-scale two-dimensional insulator  $\text{Na}_2\text{Ta}_4\text{O}_{11}$  through chemical vapor deposition. *J. Semicond.* **41**, 072901 (2020).
27. Peng, J. et al. Inorganic low k cage-molecular crystals. *Nano Lett.* **21**, 203–208 (2021).
28. Zhu, C. Y. et al. 2D indium phosphorus sulfide ( $\text{In}_2\text{P}_3\text{S}_9$ ): an emerging van der Waals high-k dielectrics. *Small* **18**, 2104401 (2022).
29. Han, M. J. et al. Continuously tunable ferroelectric domain width down to the single-atomic limit in bismuth tellurite. *Nat. Commun.* **13**, 5903 (2022).
30. Hong, C. Y. et al. Inclined ultrathin  $\text{Bi}_2\text{O}_2\text{Se}$  films: a building block for functional van der Waals heterostructures. *ACS Nano* **14**, 16803–16812 (2020).
31. Tan, C. W. et al. Strain-free layered semiconductors for 2D transistors with on-state current density exceeding  $1.3 \text{ mA}/\mu\text{m}^2$ . *Nano Lett.* **22**, 3770–3776 (2022).
32. Park, J. et al. Tetrahedral tilting and ferroelectricity in  $\text{Bi}_2\text{AO}_5$  (A=Si, Ge) from first principles calculations. *J. Solid State Chem.* **235**, 68–75 (2016).
33. Wu, Y. T. et al. Preparation and fluorescence property of pure  $\text{Bi}_2\text{SiO}_5$  powders by Pechini sol-gel method. *Mater. Manuf. Process.* **32**, 480–483 (2017).
34. Liu, D. et al. Constructing a novel  $\text{Bi}_2\text{SiO}_5/\text{BiPO}_4$  heterostructure with extended light response range and enhanced photocatalytic performance. *Appl. Catal. B* **236**, 205–211 (2018).
35. Depablos-Rivera, O. et al. Synthesis of  $\text{Bi}_2\text{SiO}_5$  thin films by confocal dual magnetron sputtering-annealing route. *Thin Solid Films* **688**, 137258 (2019).
36. Taniguchi, H. et al. Ferroelectricity driven by twisting of silicate tetrahedral chains. *Angew. Chem. Int. Ed.* **52**, 8088–8092 (2013).
37. Kodera, M. et al. Ferroelectric properties of epitaxial  $\text{Bi}_2\text{SiO}_5$  thin films grown on  $\text{SrTiO}_3$  substrates with various orientations. *Jpn. J. Appl. Phys.* **58**, SLLB04-01 (2019).
38. Kijima, T. et al. Preparation of  $\text{Bi}_4\text{Ti}_3\text{O}_{12}$  thin film on Si(100) substrate using  $\text{Bi}_2\text{SiO}_5$  buffer layer and its electric characterization. *Jpn. J. Appl. Phys.* **37**, 5171–5173 (1998).
39. Sakamoto, K. et al. Fabrication of bismuth silicate  $\text{Bi}_2\text{SiO}_5$  ceramics as a potential high-temperature dielectric material. *J. Mater. Sci.* **56**, 8415–8426 (2021).
40. Fischella, G. et al. Interface electrical properties of  $\text{Al}_2\text{O}_3$  thin films on graphene obtained by atomic layer deposition with an in situ seedlike layer. *ACS Appl. Mater. Interfaces* **9**, 7761–7771 (2017).
41. Chang, Y. C. et al. Atomic-layer-deposited  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  on GaN: a comparative study on interfaces and electrical characteristics. *Microelectron. Eng.* **88**, 1207–1210 (2011).
42. Mohanty, S. et al. Investigation and optimization of  $\text{HfO}_2$  gate dielectric on N-polar GaN: Impact of surface treatments, deposition, and annealing conditions. *Appl. Phys. Lett.* **119**, 042901 (2021).
43. Ahmed, F. et al. Dielectric dispersion and high field response of multilayer hexagonal boron nitride. *Adv. Funct. Mater.* **28**, 1804235 (2018).
44. Kim, K. K. et al. Synthesis and characterization of hexagonal boron nitride film as a dielectric layer for graphene devices. *ACS Nano* **6**, 8583–8590 (2012).
45. Zhu, W. et al. Ternary  $\text{VOCl}$  single-crystal as efficient gate dielectric for 2D field-effect transistors. *2D Mater.* **8**, 025010 (2021).
46. Muller, D. A. et al. The electronic structure at the atomic scale of ultrathin gate oxides. *Nature* **399**, 758–761 (1999).
47. Stengel, M. et al. Origin of the dielectric dead layer in nanoscale capacitors. *Nature* **443**, 679–682 (2006).
48. Lu, Z. et al. Wafer-scale high- $\kappa$  dielectrics for two-dimensional circuits via van der Waals integration. *Nat. Commun.* **14**, 2340 (2023).
49. Lin, H. C. et al. Leakage current and breakdown electric-field studies on ultrathin atomic-layer-deposited  $\text{Al}_2\text{O}_3$  on GaAs. *Appl. Phys. Lett.* **87**, 182904 (2005).
50. Sire, C. et al. Statistics of electrical breakdown field in  $\text{HfO}_2$  and  $\text{SiO}_2$  films from millimeter to nanometer length scales. *Appl. Phys. Lett.* **91**, 242905 (2007).
51. Luo, P. F. et al. Molybdenum disulfide transistors with enlarged van der Waals gaps at their dielectric interface via oxygen accumulation. *Nat. Electron.* **5**, 849–858 (2022).
52. Yu, Z. H. et al. Realization of room-temperature phonon-limited carrier transport in monolayer  $\text{MoS}_2$  by dielectric and carrier screening. *Adv. Mater.* **28**, 547–552 (2016).
53. Joo, M. K. et al. Understanding coulomb scattering mechanism in monolayer  $\text{MoS}_2$  channel in the presence of h-BN buffer layer. *ACS Appl. Mater. Interfaces* **9**, 5006–5013 (2017).
54. Cui, X. et al. Multi-terminal transport measurements of  $\text{MoS}_2$  using a van der Waals heterostructure device platform. *Nat. Nanotechnol.* **10**, 534–540 (2015).
55. Li, W. S. et al. Uniform and ultrathin high-k gate dielectrics for two-dimensional electronic devices. *Nat. Electron.* **2**, 563–571 (2019).

## Acknowledgements

We thank professor Hailin Peng @ Peking University, professor Keji Lai and Shaopeng Feng @ UT-Austin for constructive discussions and suggestions, and acknowledge financial support from the National Natural Science Foundation of China (no. 92064005) and the Opening Project of State Key Laboratory of High-Performance Ceramics and Superfine Microstructure (SKL202211SIC).

## Author contributions

J.W. convinced the original ideas and supervised the whole project. J.C. performed the CVD growth, characterization, device fabrication, and electrical measurements under the assistance of Z.L., Y.L., Y.H., Y.D., and T.C. Z.G. assisted by Z.Z. performed part of the TEM characterizations. Z.L. plotted the cartoon diagram. X.D. performed the theoretical calculation under the supervision of H.F. J.W. and J.C. wrote the paper with the input of other authors. F.L. co-supervised the whole project and gave constructive suggestions. All authors contributed to the scientific discussions.

## Competing interests

The authors declare no competing interest.

## Additional information

**Supplementary information** The online version contains supplementary material available at <https://doi.org/10.1038/s41467-023-40123-1>.

**Correspondence** and requests for materials should be addressed to Jinxiang Wu.

**Peer review information** *Nature Communications* thanks Jing-Kai Huang and the other, anonymous, reviewer(s) for their contribution to the peer review of this work. A peer review file is available.

**Reprints and permissions information** is available at <http://www.nature.com/reprints>

**Publisher's note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit <http://creativecommons.org/licenses/by/4.0/>.

© The Author(s) 2023