

# **ARTICLE**



1

https://doi.org/10.1038/s41467-021-26230-x

OPFN

# Wafer-scale functional circuits based on two dimensional semiconductors with fabrication optimized by machine learning

Xinyu Chen<sup>1,7</sup>, Yufeng Xie<sup>1,7</sup>, Yaochen Sheng<sup>1,7</sup>, Hongwei Tang<sup>1,7</sup>, Zeming Wang<sup>1</sup>, Yu Wang<sup>1</sup>, Yin Wang<sup>1</sup>, Fuyou Liao<sup>1</sup>, Jingyi Ma<sup>1</sup>, Xiaojiao Guo<sup>1</sup>, Ling Tong <sup>1</sup>, Hanqi Liu<sup>1</sup>, Hao Liu<sup>1</sup>, Tianxiang Wu<sup>1</sup>, Jiaxin Cao<sup>1</sup>, Sitong Bu<sup>1</sup>, Hui Shen<sup>1</sup>, Fuyu Bai<sup>1</sup>, Daming Huang<sup>1</sup>, Jianan Deng <sup>2</sup>, Antoine Riaud <sup>1</sup>, Zihan Xu<sup>3</sup>, Chenjian Wu<sup>4</sup>, Shiwei Xing<sup>4</sup>, Ye Lu<sup>2</sup>, Shunli Ma<sup>1</sup>, Zhengzong Sun <sup>1</sup>, Zhongyin Xue<sup>5</sup>, Zengfeng Di<sup>5</sup>, Xiao Gong<sup>6</sup>, David Wei Zhang<sup>1</sup>, Peng Zhou <sup>1</sup>, Jing Wan<sup>2</sup> & Wenzhong Bao <sup>1</sup>

Triggered by the pioneering research on graphene, the family of two-dimensional layered materials (2DLMs) has been investigated for more than a decade, and appealing functionalities have been demonstrated. However, there are still challenges inhibiting high-quality growth and circuit-level integration, and results from previous studies are still far from complying with industrial standards. Here, we overcome these challenges by utilizing machine-learning (ML) algorithms to evaluate key process parameters that impact the electrical characteristics of MoS<sub>2</sub> top-gated field-effect transistors (FETs). The wafer-scale fabrication processes are then guided by ML combined with grid searching to co-optimize device performance, including mobility, threshold voltage and subthreshold swing. A 62-level SPICE modeling was implemented for MoS<sub>2</sub> FETs and further used to construct functional digital, analog, and photodetection circuits. Finally, we present wafer-scale test FET arrays and a 4-bit full adder employing industry-standard design flows and processes. Taken together, these results experimentally validate the application potential of ML-assisted fabrication optimization for beyond-silicon electronic materials.

<sup>&</sup>lt;sup>1</sup> State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai 200433, P. R. China. <sup>2</sup> State Key Laboratory of ASIC and System, School of Information Science and Technology, Fudan University, Shanghai 200433, P. R. China. <sup>3</sup> Shenzhen Six Carbon Technology, Shenzhen 518055, P. R. China. <sup>4</sup> School of Electronic and Information Engineering, Soochow University, Suzhou 215006, P. R. China. <sup>5</sup> State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, 865 Changning Road, Shanghai 200050, P. R. China. <sup>6</sup> Department of Electrical and Computer Engineering, National University of Singapore, Singapore 117583, Singapore. <sup>7</sup>These authors contributed equally: Xinyu Chen, Yufeng Xie, Yaochen Sheng, Hongwei Tang. Email: pengzhou@fudan.edu.cn; jingwan@fudan.edu.cn; baowz@fudan.edu.cn

wo-dimensional (2D) semiconductors have potential applications from mainstream logic and analog circuits to flexible electronics<sup>1–8</sup>. Semiconductive transition-metal dichalcogenides (TMDs) are a family of 2D semiconductors with versatile band structures, among which MoS<sub>2</sub> is the most widely studied representative of TMDs<sup>9-18</sup>. The atomically thin channel with dangling-bond-free interfaces and low in-plane dielectric constants ensures high carrier mobility in extremely scaled devices with robust control over short-channel effects (SCEs)<sup>19–21</sup>. While intrinsic advantages of 2DLMs are promising for more-than-Moore electronic applications<sup>22-25</sup>, it is still challenging to meet the stringent requirements for large-scale circuit- and system-level applications, where the primary challenges are wafer-scale material synthesis and device processing<sup>26–33</sup>. Recently, worldwide research efforts on chemical vapor deposition (CVD) and metal-organic CVD synthesis have enabled semiconductive TMD films with large areas<sup>34–36</sup>. Although satisfied crystalline quality and large-scale uniformity still require further improvement of synthesis techniques, currently available wafer-scale TMD films are practically sufficient for fabricating large-scale circuits.

In order to realize complex cascaded circuits based on 2D semiconductors, voltage-level matching and high noise margins are also important<sup>37</sup>, placing the need for the accurate control of threshold voltage (V<sub>T</sub>) of field-effect transistors (FETs). So far, a functional circuit consisting of 115 MoS2 FETs fabricated by a gate-first technology has been reported<sup>37,38</sup>. However, such gatefirst technology requires a more complex film-transfer processing and an extra step to form contact via, which not only introduces defects to MoS2 films but also drastically reduces the yield and reproducibility of wafer-scale fabrication. Moreover, from a practical point of view, a top-gate (TG) structured FET with a high-k dielectric layer (i.e., conventional gate-last technology), is necessary for independent gate control and circuit-level integration<sup>39</sup>. Hence, large-scale circuits require more emphasis on TG-FET fabrication optimization toward wafer-scale uniformity and reproducibility. However, the ultrathin nature of 2D semiconductors makes them extremely sensitive to exterior environments and fabrication processing, especially the top interface of 2D semiconductors. In their TG-FET fabrication procedure, all individual processing steps are highly coupled to each other because any subsequent processing steps will influence the previous ones, making the processing optimization of 2D semiconductors more complicated than those in bulk semiconductors such as Si and Ge.

In this work, to realize batch fabrication using 2-in.  $MoS_2$  wafer, machine-learning (ML) algorithms were used to analyze experimental data and evaluate various key process parameters that significantly impact the electrical characteristics of 2D-FETs, enabling optimized electrical performance for enhancement-mode FETs fabricated using ML-guided gate-last processing. Calibrated by measured electrical data, the device modeling is conducted to guide the design of basic digital, analog, and optoelectrical circuits. With wafer-scale processing using industry-standard design flows and processes, our work illustrates the feasibility of using ML in device-processing optimization for emerging novel materials and shortens the learning cycle from fundamental research to practical application.

## **Results**


Machine learning-assisted co-optimization. High-quality, uniform  $MoS_2$  was grown using customized CVD equipment (see Methods). Raman mapping results indicate that the synthesized wafer is uniform at the wafer scale, as shown in Fig. 1a (see Supplementary Note 1 for more details). The subsequent

fabrication of high-performance MoS<sub>2</sub> FETs requires optimizing individual processing modules, such as channel doping, source-drain contacts, and TG gate stack. Due to the extremely high sensitivity of carriers in the MoS2 channel to the ambient environment, these processing steps are strongly coupled together through the MoS<sub>2</sub> channel interface and an ultrathin TG dielectric layer (around 10-nm thick), making comprehensive process optimization much more complex and challenging, as illustrated in Fig. 1b. The processing steps are all correlated to the final device-performance metrics, including carrier mobility  $(\mu)$ , threshold voltage  $(V_T)$ , subthreshold swing (SS), and current on-off ratio  $(I_{on}/I_{off})$ , as shown in Fig. 1c. For practical applications, it is necessary to optimize the combination of these quantities, and different device applications also require different optimization strategies, e.g., a high  $\mu$  is critical for faster operation speed, and a small SS is essential for low-power consumption. After optimizing wafer-scale material and device-fabrication processes, we can continue the device characterization, SPICE modeling, and circuit design. The obtained device and circuitcharacterization results can also be further used to guide improvements to the fabrication process, as illustrated by Fig. 1d.

The fast-developed ML technology is commonly used for the efficient understanding of complex mathematical or logical models. ML has been used in many disciplines, such as exploring novel materials<sup>40</sup>, but there has never been any report on using ML to optimize process modules for 2D devices. Here, we show that ML can improve the fabrication process of devices built on emerging semiconductors more effectively than the conventional process-optimization method. Specifically, ML is used to understand the impact of each processing step on the final device performance. This is essential for materials, such as MoS<sub>2</sub> grown via CVD on an insulating substrate, making device measurements after each processing step difficult.

A complete process for fabricating MoS<sub>2</sub> TG-FETs is schematically shown in Fig. 2a (also see Supplementary Note 2 for detailed processing steps). The FET performance is measured at the end of the process flow. Ensemble learning (EL), a supervised ML method where multiple learning algorithms are aggregated for more accurate prediction<sup>41</sup>, is used here as it is effective for classifying imbalanced data (details see Supplementary Note 3). The decision-tree method is used as a weak classifier because it can efficiently handle discrete data (Fig. 2b). More than 560 MoS<sub>2</sub>-FETs on over 40 different wafers were fabricated using specially designed process flows to provide a comprehensive database. We first focus on two device-performance parameters,  $\mu$ and  $V_{\rm T}$ , as  $\mu$  is directly correlated to operation speed and  $V_{\rm T}$  is essential for fabricating an enhancement-mode FET. The importance of each processing step can be determined using one favored parameter ( $\mu$  or  $V_{\rm T}$ ) as the sorting standard for EL analysis (Fig. 2c). The generated results are reasonable upon physical analysis, since  $V_T$  is primarily influenced by the TG structure (metal work function and charge impurities/dipoles in the deposited-gate dielectric). At the same time, the mobility  $\mu$  is extracted by the Y-function method, which depends on multiple factors such as interfacial scattering and contact resistance<sup>42</sup>. The TG-electrode metallization also becomes an essential step as indicated by ML analysis, which is unexpected (for details see Supplementary Note 7).  $\mu$ ,  $V_{\rm T}$ , and other performance parameters can be comprehensively considered by multiplying a weighting factor for each parameter, depending on the requirements of various functionalities.

We then demonstrate that ML can also be used to co-optimize all process steps, as shown in Fig. 2d. After the EL training, a score predictor can predict the results from a specific processing combination (i.e., one process recipe). All possible process recipes




**Fig. 1 A comprehensive picture of building MoS<sub>2</sub> 2D-FETs. a** Demonstration of uniform wafer-scale MoS<sub>2</sub> growth by CVD, including a schematic diagram of the material-growth equipment, a batch of 2-in. wafer-scale sapphire substrates uniformly covered with MoS<sub>2</sub>, a 2-in. sapphire wafer uniformly covered with MoS<sub>2</sub> marked with Raman test points, and Raman mapping spectra from different locations marked in the previous picture. **b** Schematic cross section of an MoS<sub>2</sub> FET with TG (top gate) and global BG (bottom gate). Various interface factors that influence the device performance are categorized, including the insertion of seeding layer (SL) between MoS<sub>2</sub> and high-k dielectric (in this work, SL is deposited on the entire channel region), the interface between the TG and high-k dielectric, and the interface between MoS<sub>2</sub> and contact metals. **c** Schematic diagram of the relationship between performance parameters of the transistor and performance limitations of the integrated circuit, where  $\mu$ ,  $V_T$ ,  $I_{on}/I_{off}$ , and SS represent the mobility, threshold voltage, current on/off ratio, and subthreshold swing. **d** Process flow and feedback-optimization diagram from material synthesis to industrial-grade circuit design, fabrication, and test.

are then sorted using a grid-search method, as shown in Fig. 2e. To demonstrate this, we fabricated more than 500 MoS<sub>2</sub> FETs, which are summarized in the  $\mu$ - $V_{\rm T}$  plot in Fig. 2f. Each color corresponds to FETs fabricated by one process recipe. Most recipes were designed by human experiences based on step-bystep optimization (details see Supplementary Notes 4-9). For example, one recipe provides a high  $\mu$  value (orange circles), and another provides a positive  $V_{\rm T}$  (blue circles). However, mixing two recipes (green circles) cannot guarantee both high  $\mu$  and positive  $V_{\rm T}$ , mainly due to crosstalk between different processing steps (for detailed discussion see Supplementary Note 9). Therefore, the combination of multiple steps with each optimized does not necessarily generate the best device. We then fabricated a batch of devices (red stars in Fig. 2f) following the suggestion of the sorting result (red arrow in Fig. 2e). This recipe (processing details, see Supplementary Note 9) also gives rise to an average  $\mu$ of about 75 cm<sup>2</sup>/V · s and  $V_T$  of 2.1 V, as well as a high wafer-scale uniformity that is important for large-scale circuits, as shown in Fig. 2g (see more electrical characterizations in Supplementary Note 10). In the future, device physics is still necessary to understand each aspect deeply for further optimization. However, the detailed physical explanations are not the focus of this work.


Therefore, compared with the traditional design of experiment (DoE), our ML-assisted approach can effectively reduce the research workload of complex co-optimization. Here, the application of the ML algorithm for MoS<sub>2</sub> TG-FET optimization is only a case study, and its capability to reduce the learning cycle of device optimization can be conveniently extended to other emerging electronic materials and novel devices.

From transistors to circuits. Since the FETs built on the wafer have high uniformity, we use an RPI model (level = 62) to simulate MoS2 FETs in an HSPICE simulator. As is shown in Fig. 3a, b, to fit the transfer and output characteristics of MoS<sub>2</sub> FETs, the parameters of the model are configured by adjusting the empirical parameters and characteristic parameters (such as mobility and V<sub>T</sub> extracted from transfer curves, thickness and permittivity of the dielectric, and W and L of MoS<sub>2</sub> channel). The voltage-transfer characteristics (VTC) for a pseudo-NMOS MoS<sub>2</sub> inverter (M1 as a load transistor and M2 as a pull-down network) were also simulated in HSPICE using the simulation parameters from the same model. By sizing the aspect ratio W/L of two MoS<sub>2</sub> FETs (Fig. 3c) and shifting the  $V_{\rm T}$  value (Fig. 3d) of the M1 independently, the voltage-switching point can be tuned to the proper position (around half of  $V_{\rm DD}$ ) to achieve rail-to-rail output swing and large noise margin (Supplementary Note 11).

A flip-flop is a fundamental storage element for sequential ICs<sup>43-46</sup>. Figure 3e shows a circuit schematic and a die photo of a negative edge-triggered D flip-flop (DFF) based on 8 NANDs with 2 inputs and 3 inverters. The measured waveforms from the DFF are plotted in Fig. 3f, where the device outputs correct logic values for given input data on the falling edge of the clock (CLK) and holds the data until the next falling edge. A full adder is another key combinational circuit usually used as a fundamental building block in an arithmetic logic unit (ALU)<sup>37,47</sup>. Figure 3g shows a circuit schematic of a 1-bit full adder and a photograph of the die. The 1-bit full adder consists of 10 NANDs, three inverters, and 1 NOR with 39 n-FETs in total. The measured-output waveforms from the 1-bit full adder are shown in the



**Fig. 2 Machine learning assisted optimization of MoS₂-device process. a** Process flow for fabricating TG MoS₂ FETs. The variations in each step are marked in blue. **b** Graphical representation of ensemble learning (EL) based on decision-tree algorithm. The importance of each processing step is extracted during the creation of decision trees. **c** Importance of processing steps for  $\mu$  and  $V_T$  based on random-forest regression, where S/D, SL, and TG represent the source/drain contacts, the seeding layer, and the top gate. **d** Diagram of co-optimization procedure based on ML. After training with EL, a score predictor can predict the overall device performance for all processing combinations using a grid-search method. **e** Ranking of all possible processing combinations. The high-score combinations can be referenced for device fabrication. **f** More than 500 MoS₂ TG-FETs summarized in a  $\mu$ - $V_T$  plot. Each color corresponds to one process recipe. The red stars are the results of the process recipe in **e** pointed by the red arrow. The orange, green, and blue points are three batches of devices fabricated for a control experiment discussed in the maintext. **g** Transfer characteristics for 60 MoS₂ TG-FETs on one wafer at  $V_{DS}$  = 0.5 V in linear and logarithmic coordinates. The insets show histograms and Gaussian fits (red solid lines) of statistical data for Y-function-calculated mobility (upper) and threshold voltage (downside) to Gaussians.




**Fig. 3 Logic circuits based on MoS<sub>2</sub> TG-FETs.** Experimental data (circular dots) and simulation (lines) for **a, b** transfer and output characteristics of MoS<sub>2</sub> TG-FETs, and **c, d** display voltage-transfer curves (VTCs) of an MoS<sub>2</sub> inverter with M1 and M2 FETs. The inset in **c** is the schematic of a MoS<sub>2</sub> pseudo-NMOS inverter. The geometry parameter  $R = (W/L)_{M1}/(W/L)_{M2}$  is used to adjust the switching point of the VTC curve in **c**, while a different method is used in **d** by independently tuning  $V_T$  of M1. **e** is an optical microscope image of a MoS<sub>2</sub>-negative edge-triggered D flip-flop (DFF) circuit, and **f** shows the corresponding experimental results. The upper two waveforms are inputs with a 0-3 V voltage swing, and the lower graph shows the measured output. **g** is an optical microscope image of a 1-bit MoS<sub>2</sub> full adder and **h** is the corresponding experimental results. The output signal of sum (*S*) and carry output ( $C_0$ ) is distinguished by the shaded gray areas.

bottom plots of Fig. 3h, where the outputs ("S" and "Co") produce the correct rail-to-rail voltage for all possible input combinations with 3.0 V supply voltage. More logic modules are also demonstrated in Supplementary Notes 12–13.

A ring oscillator (RO) is an industrial standard benchmarking circuit for performance evaluation<sup>47,48</sup>. We then fabricated and measured a 5-stage pseudo-CMOS RO with an output buffer

(Fig. 4a) to assess the high-frequency switching capability of MoS<sub>2</sub>. Such RO circuit is composed of five inverters cascaded in a loop chain. High uniformity of all inverter stages, such as their large noise margin, is essential for robust oscillator performance. As shown in Fig. 4b, an oscillation frequency of 19.5 kHz with a propagation delay of  $\tau_{\rm pd}=1/(2nf)=5.13\,\mu{\rm s}$  per stage was measured at  $V_{\rm DD}=3$  V, where n is the number of stages. The



**Fig. 4 Analog, memory, and optoelectronic circuits based on MoS<sub>2</sub> TG-FETs. a** is an optical microscope image of a 5-stage ring oscillator, and **b** is the corresponding output characteristics at 19.5 kHz with  $V_{DD} = 3$  V. **c** Optical microscope image of MoS<sub>2</sub> memory-unit arrays. The right zoom-in shows the detailed structure of a 1T-1C dynamic memory circuit, whose schematic diagram is shown in **d. e**, Write-and-read operations in the 1T-1C unit. WL, BL, and  $I_{DS}$  represent the write line, bit line, and working current. **f** Calculated charge stored in the capacitor as a function of holding time for five different devices. **g** Schematic diagram of an MoS<sub>2</sub> phototransistor with a 10-nm-thick Au top gate, and **h** displays transfer characteristics with and without illumination at  $V_{DS} = 0.5$  V. The insets in **g**, **h** are the optical microscopic images of a MoS<sub>2</sub> phototransistor and its large-scale arrays, respectively. **i** Photocurrent mapping for a 9 × 9 MoS<sub>2</sub> FET array. The photocurrent is produced by scanning the array using a microscope-focused white beam.

self-oscillation frequency of our RO is relatively low compared with previous reported results<sup>11</sup> (for discussion see Supplementary Note 14), but there is a large room for future improvement via downscale of device size.


For memory applications, we present dynamic memory arrays built from MoS<sub>2</sub> FETs (Fig. 4c). A schematic diagram of a 1T-1C circuit is shown in Fig. 4d. An oscilloscope was used to test its function as memory (Supplementary Note 15)49-53. The experimental results are shown in Fig. 4e. During a write operation, the MoS<sub>2</sub> FET is turned on to provide a low-impedance path, and a positive current pulse (red curve) is collected by the oscilloscope, which indicates the capacitance has been recharged. During the holding state, the MoS<sub>2</sub> FET is turned off and presents a highimpedance path. If the current pulse detected by the oscilloscope is negative during a read operation, it indicates that a charge remains in the capacitor after the hold time. Due to the ultralow leakage current from our MoS2 FET, the charge saved in the capacitor is expected to be ideally stored, thereby achieving longterm retention. By integrating the current pulse during a read operation, we can estimate the charge retained in the capacitor as a function of hold time, as shown in Fig. 4f. The retention time is defined as the hold time at which the retained charge (Q<sub>read</sub>) is zero compared with a read voltage of 0.5 V; the average retention time is on the order of seconds (Supplementary Figure 18).

Furthermore, our wafer-scale  $MoS_2$  devices can be extended for optoelectrical application  $^{54,55}$ . A thin layer Au ( $\sim$ 10 nm) deposited as TG electrode will have higher optical transmittance, as shown in Fig. 4g. The transfer characteristics (Fig. 4h) from a typical device indicate a photocurrent of  $\sim$ 1  $\mu$ A/ $\mu$ m under white light (1.5 mW/cm²) when  $V_{TG} = 4$  V and an on-off ratio of

approximately 100 when  $V_{\rm TG} = 0 \, {\rm V}$  (more details see Supplementary Note 16). In Fig. 4i, we use a  $9 \times 9 \, {\rm MoS_2}$  FET array to demonstrate a simple function of image sensing. The photocurrents are recorded from each pixel by scanning a focused white beam across the array. We set the illumination position to form the English letters F, D, and U deliberately. The color pattern representing the photocurrent value exhibits high on/off contrast and high spatial uniformity.

Here we have demonstrated logic, analog, memory, and optoelectronic functions, which can be conveniently integrated into a single device. In the future, if we further take advantage of the atomically thin and flexible nature of 2D materials, it is possible to prepare three-dimensional monolithic integrated circuits (3D integration) by stacking 2DLMs with different functions<sup>56</sup>. Thus, it provides a new route to implement a complex system to realize various applications.

Wafer-scale fabrication. To demonstrate the potential for high-volume production, we fabricated  $MoS_2$  TG-FET arrays and 1-bit full-adder arrays on a 2-inch wafer, as shown in Fig. 5a. Similar to what is normally completed in a semiconductor-fabrication facility, the full-adder arrays were placed in the center region of the wafer as a functional block, and  $MoS_2$  TG-FETs were placed surrounding the functional blocks and used to monitor wafer-scale uniformity. Each block contained 16 FETs, and 81 blocks in total were distributed across the wafer. The average mobility and  $V_T$  values extracted from the transfer curves in each FET array are plotted in Fig. 5b, showing a wafer-scale uniformity acceptable for batch fabrication. The average mobility and  $V_T$  values for all 1296



**Fig. 5 Wafer-scale integrated circuits built from MoS<sub>2</sub> FETs. a** Photograph of a 2-inch MoS<sub>2</sub> wafer with 1-bit full-adder arrays as functional circuits in the center, and MoS<sub>2</sub> TG-FET arrays used as monitoring devices locating in the surrounding regions. All MoS<sub>2</sub> TG-FETs and 1-bit full-adders are fabricated within the red dashed square. The zoom-ins of blue dashed boxes are optical microscope images of the corresponding MoS<sub>2</sub> TG-FET and 1-bit full-adder arrays. **b** Wafer maps of mobility (left) and  $V_T$  statistics (center) extracted from devices in the surrounding regions. The yellow scale bars show mobility and  $V_T$  values. Each block's color scale represents a value averaged from 16 FETs, and the entire wafer has 81 blocks. The right graph illustrates the yield of 1-bit full-adder circuit arrays. The red and gray squares represent the proportion of working and nonworking circuits, respectively. **c** Optical microscope image of a 4-bit full adder under which is the truth table for logical combinations. **d** Functional measurements of the 4-bit full adder with  $V_{DD} = 3$  V. The 4-bit full-adder was tested using a series of input combinations (A, B) in the following order: (0000 + 0000, 0000 + 0111, 1111 + 1000, 1111 + 1111) with  $C_i = 0$  and  $C_i = 1$ . The y axes are the voltage of carry input  $(C_i)$  and carry output  $(C_{DD})$ , and the output voltage of sum<sub>0</sub>  $(S_D)$ , sum<sub>1</sub>  $(S_1)$ , sum<sub>2</sub>  $(S_2)$ , sum<sub>3</sub>  $(S_3)$ .

MoS<sub>2</sub> FETs are  $46.7 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  and 1.9 V, respectively, with a standard deviation <30%. In the rest of the wafer area, we tested 144 1-bit full-adder circuits, revealing a yield of about 50% (right graph of Fig. 5b, and more discussion see Supplementary Note 17). These results indicate that our wafer-scale MoS<sub>2</sub> film, together with optimized device-processing technologies, can potentially achieve industrial high-volume production. To the best of our knowledge, these are among the highest-mobility and V<sub>T</sub> values observed in wafer-scale-fabricated MoS<sub>2</sub> TG devices with high uniformity (for a detailed comparison see Supplementary Note 18). Finally, we fabricated a complete 4-bit full adder composed of four parallel 1-bit full adders consisting of 156 FETs; the microscope image and truth table are shown in Fig. 5c. The 4-bit full adder was tested using eight input-signal combinations (A3 A2 A1 A0, B3 B2 B1 B0, Ci), including (0000, 0000, 0), (0000, 0111, 0), (1111, 1000, 0), (1111, 1111, 0), (0000, 0000, 1), (0000, 0111, 1), (1111, 1000, 1), and (1111, 1111, 1). The output results in Fig. 5d show that the 4-bit full adder exhibits correct logical function and rail-to-rail conversion. Thus, we have demonstrated that our ML-guided MoS2 fabrication technology provides a potential route for constructing future large-scale 2D ICs compatible with current silicon-based technologies.

## Discussion

The synthesis of wafer-scale MoS<sub>2</sub> and other 2D semiconductors is currently under fast development, providing more material candidates for fabricating FETs and ICs. Even for the MoS<sub>2</sub> film itself investigated in this work, the synthesis method can be further optimized to modify the grain size, crystallinity, defect density, etc.<sup>57</sup>, which all influence the overall performances of the

MoS<sub>2</sub> FETs. This is one of the main reasons why academic researchers have opted not to undertake strenuous efforts on the fabrication optimization of specific 2D semiconductors. Therefore, our results can be extended to other 2D semiconductors and emerging novel materials to reduce their device-optimization burdens and shorten the learning cycle. Of course, such a speedup approach is more suitable at the initial phases in device optimization. Once a certain level is reached, the understanding of device physics is still needed for further improvement.

# Methods

**Synthesis of wafer-scale MoS**<sub>2</sub>. A crucible with MoO<sub>3</sub> power (Alfa Aesar 99.95%) is placed in Zone 2, and an appropriate amount of sulfur powder (Alfa Aesar 99.999%) is placed in Zone 1, which is upstream of the flow in the tube. The distance between the two zones is 30 cm. A carefully rinsed sapphire substrate is placed face-down on the MoO<sub>3</sub> power. During the synthesis process, 300-sccm argon gas serves as a carrier gas. The synthesis temperature for Zone 1 and Zone 2 is controlled at 180 °C and 650 °C, respectively. A continuous-monolayer MoS<sub>2</sub> film is synthesized at atmospheric pressure with 10 min of sulfuration time.

**The machine-learning method**. The details of ensemble learning, random-forest algorithm, and feature-importance assessment are described in Supplementary Note 3.

**Overall fabrication procedure of MoS<sub>2</sub> FETs and circuits.** The MoS<sub>2</sub> FETs and circuits are fabricated on the wafer-scale MoS<sub>2</sub> film on the sapphire substrate. The contact electrodes, source and drain contacts are patterned by laser direct writing technology (Micro-Writer ML3) and subsequently deposited using electronic beam (E-beam) evaporation. CF<sub>4</sub> plasma etching is performed to define a MoS<sub>2</sub>-channel region. A seeding layer is deposited by E-beam evaporation and subsequently annealed in an oxygen atmosphere at 100 °C. Then HfO<sub>2</sub> layer was grown by atomic-layer deposition (ALD) as a high-k TG dielectric layer. Another lithography/lift-off/deposition process is utilized to form the TG metal layer. For electrical probing or further fabrication of more complex circuits, SF<sub>6</sub> plasma

etching removes the  $HfO_2$  layer on top of the source/drain electrodes to form via holes defined by the lithography. More fabrication details can be found in Supplementary Note 2.

**Electrical measurement**. The electrical properties of MoS<sub>2</sub> FETs and circuits are carried out in a probe station connecting to an Agilent B1500A semiconductor analyzer with eight source-measure units (SMUs). To investigate the circuit's dynamic response, an Agilent 33622 A arbitrary-waveform generator is used to input signals, while a RIGOL DS1054Z digital oscilloscope and an Agilent B1500A semiconductor analyzer capture the output signal.

#### **Data availability**

The datasets generated during and/or analyzed during the current study are available from the corresponding authors upon reasonable request.

# Code availability

The codes used for simulation and data plotting are available from the corresponding authors upon reasonable request.

Received: 21 January 2021; Accepted: 17 September 2021; Published online: 12 October 2021

## References

- Li, N. et al. Large-scale flexible and transparent electronics based on monolayer molybdenum disulfide field-effect transistors. *Nat. Electron.* 3, 711–717 (2020).
- Liu, F. et al. Disassembling 2D van der Waals crystals into macroscopic monolayers and reassembling into artificial lattices. *Science* 367, 903–906 (2020)
- Zhang, Z. et al. Robust epitaxial growth of two-dimensional heterostructures, multiheterostructures, and superlattices. Science 357, 788–792 (2017).
- Li, J. et al. General synthesis of two-dimensional van der Waals heterostructure arrays. Nature 579, 368–374 (2020).
- Pospischil, A. et al. CMOS-compatible graphene photodetector covering all optical communication bands. *Nat. Photonics* 7, 892–896 (2013).
- Yang, Y. et al. Large-area graphene-nanomesh/carbon-nanotube hybrid membranes for ionic and molecular nanofiltration. *Science* 364, 1057–1062 (2019).
- Mennel, L. et al. Ultrafast machine vision with 2D material neural network image sensors. Nature 579, 62–66 (2020).
- Liu, Y. et al. Van der Waals heterostructures and devices. Nat. Rev. Mater. 1, 16042 (2016).
- Nourbakhsh, A. et al. in 2015 Symposium on VLSI Technology (VLSI Technology). T28–T29. https://doi.org/10.1109/VLSIT.2015.7223690 (2015).
- Wang, H. et al. In International Electron Devices Meeting. 4.6.1–4.6.4. https://doi.org/10.1109/IEDM.2012.6478980 (2012).
- Wang, H. et al. Integrated circuits based on bilayer MoS<sub>2</sub> transistors. Nano Lett. 12, 4674–4680 (2012).
- Yu, L. et al. In International Electron Devices Meeting. 32.33.31–32.33.34. https://doi.org/10.1109/IEDM.2015.7409814 (2015).
- Liu, Y. et al. Approaching the Schottky-Mott limit in van der Waals metal-semiconductor junctions. *Nature* 557, 696-700 (2018).
- Polyushkin, D. K. et al. Analogue two-dimensional semiconductor electronics. Nat. Electron. 3, 486–491 (2020).
- Mennel, L. et al. Optical imaging of strain in two-dimensional crystals. Nat. Commun. 9, 516 (2018).
- Yu, W. J. et al. Highly efficient gate-tunable photocurrent generation in vertical heterostructures of layered materials. *Nat. Nanotechnol.* 8, 952–958 (2013).
- 17. Manzeli, S., Ovchinnikov, D., Pasquier, D., Yazyev, O. V. & Kis, A. 2D transition metal dichalcogenides. *Nat. Rev. Mater.* **2**, 17033 (2017).
- Ciarrocchi, A., Avsar, A., Ovchinnikov, D. & Kis, A. Thickness-modulated metal-to-semiconductor transformation in a transition metal dichalcogenide. *Nat. Commun.* 9, 919 (2018).
- Liu, H., Neal, A. T. & Ye, P. D. Channel length scaling of MoS<sub>2</sub> MOSFETs. ACS Nano 6, 8563–8569 (2012).
- Desai, S. B. et al. MoS<sub>2</sub> transistors with 1-nanometer gate lengths. Science 354, 99–102 (2016).
- Wang, L. et al. Electronic devices and circuits based on wafer-scale polycrystalline monolayer MoS<sub>2</sub> by chemical vapor deposition. Adv. Electron. Mater. 5, 1900393 (2019).
- Fiori, G. et al. Electronics based on two-dimensional materials. Nat. Nanotechnol. 9, 768–779 (2014).

- Nikonov, D. E. & Young, I. A. Overview of beyond-CMOS devices and a uniform methodology for their benchmarking. Proc. IEEE 101, 2498–2533 (2013).
- 24. Akinwande, D. et al. Graphene and two-dimensional materials for silicon technology. *Nature* **573**, 507–518 (2019).
- Liu, C. et al. Two-dimensional materials for next-generation computing technologies. Nat. Nanotechnol. 15, 545–557 (2020).
- Radisavljevic, B., Whitwick, M. B. & Kis, A. Integrated circuits and logic operations based on single-layer MoS<sub>2</sub>. ACS Nano 5, 9934–9938 (2011).
- Wang, H. et al. in 2012 International Electron Devices Meeting. 4.6.1–4.6.4. https://doi.org/10.1109/IEDM.2012.6478980 (2012).
- Wang, Q. H., Kalantar-Zadeh, K., Kis, A., Coleman, J. N. & Strano, M. S. Electronics and optoelectronics of two-dimensional transition metal dichalcogenides. *Nat. Nanotechnol.* 7, 699–712 (2012).
- Chen, J. et al. Building two-dimensional materials one row at a time: avoiding the nucleation barrier. Science 362, 1135–1139 (2018).
- Kim, Y. et al. Wafer-scale integration of highly uniform and scalable MoS<sub>2</sub> transistors. ACS Appl. Mater. Interfaces 9, 37146–37153 (2017).
- Tian, M. et al. Wafer scale mapping and statistical analysis of radio frequency characteristics in highly uniform CVD graphene transistors. Adv. Electron. Mater. 5, 1800711 (2019).
- Smith, A. D. et al. Wafer-scale statistical analysis of graphene FETs—part I: Wafer-Scale fabrication and yield analysis. *IEEE Trans. Electron Device* 64, 3919–3926 (2017).
- 33. Smith, A. D. et al. Wafer-scale statistical analysis of graphene field-effect transistors—part II: analysis of device properties. *IEEE Trans. Electron Device* **64**, 3927–3933 (2017).
- Zhan, Y., Liu, Z., Najmaei, S., Ajayan, P. M. & Lou, J. Large-area vapor-phase growth and characterization of MoS<sub>2</sub> atomic layers on a SiO<sub>2</sub> substrate. Small 8, 966–971 (2012).
- Dumcenco, D. et al. Large-area epitaxial monolayer MoS<sub>2</sub>. ACS Nano 9, 4611–4620 (2015).
- Kang, K. et al. High-mobility three-atom-thick semiconducting films with wafer-scale homogeneity. *Nature* 520, 656–660 (2015).
- Wachter, S., Polyushkin, D. K., Bethge, O. & Mueller, T. A microprocessor based on a two-dimensional semiconductor. *Nat. Commun.* 8, 14948 (2017).
- Yu, L. et al. Design, modeling, and fabrication of chemical vapor deposition grown MoS<sub>2</sub> circuits with E-mode FETs for large-area electronics. *Nano Lett.* 16, 6349–6356 (2016).
- Xu, H. et al. High-performance Wafer-Scale MoS<sub>2</sub> transistors toward practical application. Small 14, 1803465 (2018).
- Butler, K. T., Davies, D. W., Cartwright, H., Isayev, O. & Walsh, A. Machine learning for molecular and materials science. *Nature* 559, 547–555 (2018).
- Liu, Y. & Yao, X. Ensemble learning via negative correlation. Neural Netw. 12, 1399–1404 (1999).
- Sebastian, A., Pendurthi, R., Choudhury, T. H., Redwing, J. M. & Das, S. Benchmarking monolayer MoS<sub>2</sub> and WS<sub>2</sub> field-effect transistors. *Nat. Commun.* 12, 693 (2021).
- Partovi, H. et al. In 1996 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. 138–139 (IEEE, 1996).
- 44. Sun, D.-m. et al. Flexible high-performance carbon nanotube integrated circuits. *Nat. Nanotechnol.* **6**, 156–161 (2011).
- Yang, Y., Ding, L., Han, J., Zhang, Z. & Peng, L.-M. High-performance complementary transistors and medium-scale integrated circuits based on carbon nanotube thin films. ACS Nano 11, 4124–4132 (2017).
- Lei, T. et al. Low-voltage high-performance flexible digital and analog circuits based on ultrahigh-purity semiconducting carbon nanotubes. *Nat. Commun.* 10, 2161 (2019).
- Chen, B. et al. Highly uniform carbon nanotube field-effect transistors and medium scale integrated circuits. Nano Lett. 16, 5120–5128 (2016).
- Zhang, H. et al. High-performance carbon nanotube complementary electronics and integrated sensor systems on ultrathin plastic foil. ACS Nano 12, 2773–2779 (2018).
- Bertolazzi, S., Krasnozhon, D. & Kis, A. Nonvolatile memory cells based on MoS<sub>2</sub>/graphene heterostructures. ACS Nano 7, 3246–3252 (2013).
- Liu, C. et al. A semi-floating gate memory based on van der Waals heterostructures for quasi-non-volatile applications. *Nat. Nanotechnol.* 13, 404–410 (2018).
- Xiang, D. et al. Two-dimensional multibit optoelectronic memory with broadband spectrum distinction. Nat. Commun. 9, 2966 (2018).
- Liu, C. et al. Small footprint transistor architecture for photoswitching logic and in situ memory. Nat. Nanotechnol. 14, 662–667 (2019).
- 53. Migliato Marega, G. et al. Logic-in-memory based on an atomically thin semiconductor. *Nature* **587**, 72–77 (2020).
- Lopez-Sanchez, O., Lembke, D., Kayci, M., Radenovic, A. & Kis, A. Ultrasensitive photodetectors based on monolayer MoS<sub>2</sub>. Nat. Nanotechnol. 8, 497–501 (2013).
- Furchi, M. M., Polyushkin, D. K., Pospischil, A. & Mueller, T. Mechanisms of photoconductivity in atomically thin MoS<sub>2</sub>. Nano Lett. 14, 6165–6170 (2014).

- Jiang, J., Parto, K., Cao, W. & Banerjee, K. Ultimate monolithic-3D integration with 2D materials: rationale, prospects, and challenges. *IEEE J. Electron Devices Soc.* 7, 878–887 (2019).
- Li, T. et al. Epitaxial growth of wafer-scale molybdenum disulfide semiconductor single crystals on sapphire. *Nat. Nanotechnol.* https://doi.org/ 10.1038/s41565-021-00963-8 (2021).

## **Acknowledgements**

We thank Prof. He Tian for the insightful discussion. This research is supported in part by the National Key Research and Development Program (2016YFA0203900), Innovation Program of Shanghai Municipal Education Commission (2021-01-07-00-07-E00077), Shanghai Municipal Science and Technology Commission (18JC1410300, 21DZ1100900), Shanghai Rising Star Program (19QA1401100), and National Natural Science Foundation of China (61925402, 51802041, 51925208, 61904032, 61874154, 61874031).

#### **Author contributions**

W.B., J.W., and P.Z. led the project. Y.X., Z.W., J.C., and Y.W. developed the ML algorithms. X.C., Y.S., H.T., Y.X., T.W., C.W., S.X., and S.M. contributed to circuit design. X.C., Y.S., H.T., Y.W., F.L., J.M., X.G., and L.T. fabricated the devices and circuits. X.C., H.T., Y.W., H.L., J.D., S.B, H.S., F.B., and D.H. contributed to the electrical measurements. Zih.X., Z.S., Z.X., Z.D., and Hanq.L. prepared the 2D semiconductors. Y.L., X.G., and J.W. advised the wafer-scale circuit design and test. A.R. and D.W.Z. discussed the results. All authors commented on the paper.

#### **Competing interests**

The authors declare no competing interests.

#### **Additional information**

**Supplementary information** The online version contains supplementary material available at https://doi.org/10.1038/s41467-021-26230-x.

Correspondence and requests for materials should be addressed to Peng Zhou, Jing Wan or Wenzhong Bao.

**Peer review information** *Nature Communications* thanks Dmitry Polyushkin, Yi-Hsien Lee and the other anonymous reviewers for their contribution to the peer review of this work. Peer reviewer reports are available.

Reprints and permission information is available at http://www.nature.com/reprints

**Publisher's note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

© (i) O

**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing,

adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit <a href="https://creativecommons.org/licenses/by/4.0/">https://creativecommons.org/licenses/by/4.0/</a>.

© The Author(s) 2021