Abstract
Non-volatile 'flash' memories are key components of integrated circuits because they retain their data when power is interrupted. Despite their great commercial success, the semiconductor industry is searching for alternative non-volatile memories with improved performance and better opportunities for scaling down the size of memory cells. Here we demonstrate the feasibility of a new semiconductor memory concept. The individual memory cell is based on a narrow line of phase-change material. By sending low-power current pulses through the line, the phase-change material can be programmed reversibly between two distinguishable resistive states on a timescale of nanoseconds. Reducing the dimensions of the phase-change line to the nanometre scale improves the performance in terms of speed and power consumption. These advantages are achieved by the use of a doped-SbTe phase-change material. The simplicity of the concept promises that integration into a logic complementary metal oxide semiconductor (CMOS) process flow might be possible with only a few additional lithographic steps.
This is a preview of subscription content, access via your institution
Access options
Subscribe to this journal
Receive 12 print issues and online access
$259.00 per year
only $21.58 per issue
Buy this article
- Purchase on Springer Link
- Instant access to full article PDF
Prices may be subject to local taxes which are calculated during checkout
Similar content being viewed by others
References
Bez, R. et al. Introduction to Flash memory. Proc. IEEE 91, 489–502 (2003).
Weiss, R. Flash memory takes over. Electron. Design 49, 56–64 (2001).
Flaherty, N. Not in a Flash. IEEE Rev. 49, 50–53 (2003).
Tehrani, S. et al. Magnetoresistive random access memory using magnetic tunnel junctions. Proc. IEEE (USA). 91, 703–714 (2003).
Fox, G. R., Chu, F. & Davenport, T. Current and future ferroelectric non-volatile memory technology. J. Vac. Sci. Technol. B. 19, 1967–1971 (2001).
Daughton, J. M. & Pohm, A. V. Design of Curie point written magnetoresistance random access memory cells. J. Appl. Phys. 93, 7304–7306 (2003).
Gill, M., Lowrey, T. & Park, J. in 2002 IEEE Int. Solid-State Circuits Conf. Digest Technical Papers 1, 202–459 (IEEE, San Francisco, 2002).
Pirovano, A. et al. in IEEE Int. Electron Devices Meeting 2003, Washington DC 29.6.1–4 (2003).
Adler, D., Henisch, H. K. & Mott, N. The mechanism of threshold switching in amorphous alloys. Rev. Mod. Phys. 50, 209–220 (1978).
Pellizzer, F. et al. in Proc. Symp. VLSI Technol. 15–17 June 2004 Honolulu (Hawaii) 18–19 (IEEE, New York, 2004).
Yamada, N. Erasable phase-change optical materials. Mater. Res. Soc. Bull. 21, 48–50 (1996).
Borg, H. J. et al. Phase-change media for high-numerical-aperture and blue-wavelength recording. Jpn J. Appl. Phys. I 40, 1592–1597 (2001).
Lankhorst, M. H. R. et al. Prospects of doped Sb–Te phase-change materials for high-speed recording. Jpn J. Appl. Phys. I 42, 863–868 (2003).
Meinders, E. R. & Lankhorst, M. H. R. Determination of the crystallisation kinetics of fast-growth phase-change materials for mark-formation prediction. Jpn J. Appl. Phys. I 42, 809–812 (2003).
van Steenwinckel, D., Kwinten, H., Locorotondo, S. & Beckx, S. Overbake: sub-40 nm gate patterning with ArF lithography and binary masks. Proc. SPIE Int. Soc. Opt. Eng. 5376, 215–225 (2004).
Martens, H. C. F., Vlutters, R. & Prangsma, J. C. Thickness dependent crystallization speed in thin phase change layers for optical recording. J. Appl. Phys. 95, 3977–3983 (2004).
Acknowledgements
We thank K. Attenborough, E. Bakkers and H. van Houten for comments on the manuscript, J. van Hulle, J. van Zijl, E. van den Heuvel and E. Evens for sample preparation, and F. Widdershoven and M. in 't Zandt for discussions about CMOS integration schemes and requirements.
Author information
Authors and Affiliations
Corresponding author
Ethics declarations
Competing interests
The authors declare no competing financial interests.
Rights and permissions
About this article
Cite this article
Lankhorst, M., Ketelaars, B. & Wolters, R. Low-cost and nanoscale non-volatile memory concept for future silicon chips. Nature Mater 4, 347–352 (2005). https://doi.org/10.1038/nmat1350
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1038/nmat1350
This article is cited by
-
Phase-change materials based on amorphous equichalcogenides
Scientific Reports (2023)
-
Multiscale simulations of growth-dominated Sb2Te phase-change material for non-volatile photonic applications
npj Computational Materials (2023)
-
Encoding multistate charge order and chirality in endotaxial heterostructures
Nature Communications (2023)
-
A review on GeTe thin film-based phase-change materials
Applied Nanoscience (2023)
-
In-memory computing based on phase change memory for high energy efficiency
Science China Information Sciences (2023)