

# Hardware implementation of memristor-based artificial neural networks

---

Received: 8 June 2023

---

Accepted: 1 February 2024

---

Published online: 04 March 2024

---

 Check for updates

---

Fernando Aguirre<sup>1,2</sup>, Abu Sebastian<sup>3</sup>, Manuel Le Gallo<sup>3</sup>, Wenhao Song<sup>4</sup>, Tong Wang<sup>4</sup>, J. Joshua Yang<sup>4</sup>, Wei Lu<sup>5</sup>, Meng-Fan Chang<sup>6</sup>, Daniele Ielmini<sup>7</sup>, Yuchao Yang<sup>8</sup>, Adnan Mehonic<sup>9</sup>, Anthony Kenyon<sup>9</sup>, Marco A. Villena<sup>1</sup>, Juan B. Roldán<sup>10</sup>, Yuting Wu<sup>5</sup>, Hung-Hsi Hsu<sup>6</sup>, Nagarajan Raghavan<sup>11</sup>, Jordi Suñé<sup>2</sup>, Enrique Miranda<sup>2</sup>, Ahmed Eltawil<sup>12</sup>, Gianluca Setti<sup>12</sup>, Kamilya Smagulova<sup>12</sup>, Khaled N. Salama<sup>12</sup>, Olga Krestinskaya<sup>12</sup>, Xiaobing Yan<sup>13</sup>, Kah-Wee Ang<sup>14</sup>, Samarth Jain<sup>14</sup>, Sifan Li<sup>14</sup>, Osamah Alharbi<sup>1</sup>, Sebastian Pazos<sup>1</sup> & Mario Lanza<sup>1</sup>✉

Artificial Intelligence (AI) is currently experiencing a bloom driven by deep learning (DL) techniques, which rely on networks of connected simple computing units operating in parallel. The low communication bandwidth between memory and processing units in conventional von Neumann machines does not support the requirements of emerging applications that rely extensively on large sets of data. More recent computing paradigms, such as high parallelization and near-memory computing, help alleviate the data communication bottleneck to some extent, but paradigm-shifting concepts are required. Memristors, a novel beyond-complementary metal-oxide-semiconductor (CMOS) technology, are a promising choice for memory devices due to their unique intrinsic device-level properties, enabling both storing and computing with a small, massively-parallel footprint at low power. Theoretically, this directly translates to a major boost in energy efficiency and computational throughput, but various practical challenges remain. In this work we review the latest efforts for achieving hardware-based memristive artificial neural networks (ANNs), describing with detail the working principles of each block and the different design alternatives with their own advantages and disadvantages, as well as the tools required for accurate estimation of performance metrics. Ultimately, we aim to provide a comprehensive protocol of the materials and methods involved in memristive neural networks to those aiming to start working in this field and the experts looking for a holistic approach.

The development of sophisticated artificial neural networks (ANNs) has become one of the highest priorities of technological companies and governments of wealthy countries, as they can boost the fabrication of artificial intelligence (AI) systems that generate economic and social benefits in multiple fields (e.g., logistics, commerce, health care,


national security, etc.)<sup>1</sup>. ANNs are able to compute and store the huge amount of electronic data produced (either by humans or machines), and to execute complex operations with them. Examples of electronic products that contain ANNs with which we interact in our daily lives are those that identify biometric patterns (e.g., face, fingerprint) for access

control in smartphones<sup>2</sup> or online banking apps<sup>3</sup>, and those that identify objects in images from social networks<sup>4</sup> and security/traffic cameras<sup>5</sup>. Beyond image recognition, other examples are the engines that convert speech to text in computers and smartphones<sup>6</sup>, natural language processing as for example the novel automated chat system chat-GPT<sup>7</sup>, and those that provide accurate recommendations for online shopping based on previous behaviours from ourselves and/or people in our network<sup>8</sup>.

ANNs can be understood as the implementation of a sequence of mathematical operations. The structure of ANNs consists of multiple nodes (called neurons) interconnected to each other (by synapses), and the learning is implemented by adjusting the strength (weight) of such connections. Modern ANNs are implemented via software in general-purpose computing systems based on a central processing unit (CPU) and a memory—the so-called Von Neumann architecture<sup>9</sup>. However, in this architecture a large amount of the energy consumption and computing time is related to continuous data exchange between both units, which is not efficient. The computing time can be accelerated by

using graphics processing units (GPUs) to implement the ANNs (see Fig. 1a), as these can perform multiple operations in parallel<sup>10–12</sup>. However, this approach consumes even more energy, which requires large computing systems and thereby cannot be integrated in mobile devices. Another option is to use field programmable gate arrays (FPGAs), which consume much less energy than GPUs while providing an intermediate computing efficiency between CPUs and GPUs<sup>13–17</sup>. A survey carried out by Guo et al.<sup>18</sup> on the existing hardware solutions for ANN implementation and their performance is condensed in Fig. 1b.

In the past few years, some companies and universities have presented application specific integrated circuits (ASICs) based on the complementary metal oxide semiconductor (CMOS) technology that are capable to compute and store information in the same unit. This allow such ASICs to perform multiple operations in parallel very fast, making them capable of mimicking, directly in the hardware, the behaviour of the neurons and synapses in the ANN. A comprehensive list of these ASICs comprising those such as the Google TPU<sup>19</sup>, Amazon inferentia<sup>20</sup>, Tesla NPU<sup>21</sup>, etc., are summarized in ref. 22. Such integrated



**Fig. 1 | Computing power demand increase and platform transition from Von-Neumann towards highly parallelized architectures.** **a** The increase in computing power demands over the past four decades expressed in petaFLOPS per days. Until 2012, computing power demand doubled every 24 months; recently this has shortened to approximately every 2 months. The colour legend indicates different

application domains<sup>10</sup>. Mehonic, A., Kenyon, A.J. Brain-inspired computing needs a master plan. *Nature* 604, 255–260 (2022), reproduced with permission from SNCSC. **b** A comparison of neural network accelerators for FPGA, ASIC, and GPU devices in terms of speed and power consumption. *GOP/s* giga operations per second, *TOP/s* tera operations per second.

circuits can be grouped in two categories. On one hand, dataflow processors are custom-designed processors for neural network inference and training. Since neural network training and inference computations can be entirely deterministically laid out, they are amenable to dataflow processing in which computations, memory accesses, and inter-ALU communications actions are explicitly/statically programmed or placed-and-routed onto the computational hardware. On the other hand, processor in memory (PIM) accelerators integrate processing elements with memory technology. Among such PIM accelerators are those based on an analogue computing technology that augments flash memory circuits with in-place analogue multiply-add capabilities. Please refer to the references for the Mythic<sup>23</sup> and Gyrfalcon<sup>24</sup> accelerators for more details on this innovative technology.

Previously mentioned ANNs and those reported in detail in the survey presented in ref. 22 belongs to the subgroup of so-called deep neural networks (DNNs). In a DNN the information is represented with values that are continuous in time and can achieve high data recognition accuracy by using at least two layers of nonlinear neurons interconnected by adjustable synaptic weights<sup>25</sup>. Conversely, there is an alternative information codification which gave birth to another type of ANNs, the Spiking Neural Networks (SNN). In SNNs the information is coded with time-dependent spikes, which remarkably reduces the power consumption compared to DNNs<sup>26</sup>. Moreover, the functioning of SNNs is more similar to the actual functioning of biological neural networks, and it can help to understand complex mammal's neural systems. Intel probably has the most extensive research program for evaluating the commercial viability of SNN accelerators with their Loihi technology<sup>27,28</sup>, and Intel Neuromorphic Development Community<sup>29</sup>. Among the applications that have been explored with Loihi are target classification in synthetic aperture radar and optical imagery<sup>30</sup>, automotive scene analysis<sup>31</sup>, and spectrogram encoder<sup>27</sup>. Further, one company, Innatera, has announced a commercial SNN processor<sup>32</sup>. Also, the platforms developed by IBM (TrueNorth<sup>33</sup>), and Tsinghua<sup>34</sup> are well known examples of the research effort of both the industry and the academia in this field.

However, fully-CMOS implementations of ANNs require tens of devices to simulate each synapse, which threatens energy and area efficiency, and thereby renders large-scale systems impractical. As a result, the performance of CMOS-based ANNs is still very far from that of biological neural networks. To emulate the complexity and ultra-low power consumption of biological neural networks, hardware platforms for ANNs must achieve an ultra-high integration density (>1 Terabyte per cm<sup>2</sup>) and low energy consumption (<10 fJ per operation)<sup>35</sup>.

Recent studies have proposed that the use of memristive devices to emulate the synapses may accelerate ANN computational tasks while reducing the overall power consumption and footprint<sup>36–42</sup>. Memristive devices are materials systems whose electrical resistance can be adjusted to two or more stable (i.e., non-volatile) states by applying electrical stresses<sup>43</sup>. Memristive devices that exhibit two non-volatile states are already being commercialized as standalone memory<sup>44,45</sup>, although their global market is still small (~621 million USD by 2020, i.e., ~0.5% of the 127-billion-worth standalone memory market<sup>46</sup>). However, memristive devices can also exhibit three disruptive attributes particularly suitable for the hardware implementation of ANNs: i) the possibility to program multiple non-volatile states (up to ~100<sup>47,48</sup>, and even ~1000<sup>49</sup>), ii) a low-energy consumption for switching (~10fJ per state transition with zero-static consumption when idle<sup>50</sup>), and iii) a scalable structure appropriate for matrix integration (often referred to as crossbar<sup>51</sup>) and even 3D stacking<sup>52</sup>. Moreover, the switching time can be as short as 85 ps<sup>42</sup>.

So far, several groups and companies have claimed the realization of hybrid CMOS/memristor implementations of ANNs<sup>53–61</sup>, –from now on, memristive ANNs– with performance that is superior to that of fully-CMOS counterparts. However, most of those studies in fact only measured the figures-of-merit of one/few devices and simulated the


accuracy of an ANN via software<sup>62–67</sup> in such type of studies the connection between the memristors fabricated and the ANN is relatively weak. Few studies went beyond that and built/characterized crossbar arrays of memristive devices<sup>48,68–70</sup>, but that are still very far from real full-hardware implementations of all the mathematical operations required by the ANN. The most advanced studies in this field have reported fully integrated memristor-based compute-in-memory systems<sup>48,53–55,58,59,61,71–73</sup>, but a systematic description of essential details on the device structure or circuit architecture are generally lacking in these reports.

In this article we provide a comprehensive step-by-step description of the hardware implementation of memristive ANNs for image classification –the most studied application often used to benchmark performance, describing all the necessary building blocks and the information processing flow. For clarity, we consider relatively simple networks, being the multilayer perceptron the most complex case. We take into account the challenges arising at both the device and circuit levels and discuss a SPICE-based approach for their study in the design stage, as well as the required circuit topologies for the fabrication of a memristive ANN.

## Structure of memristor-based ANNs

Figure 2 shows a flowgraph depicting the generalized structure of an ANN; it has multiple inputs (for single channel images like indexed color, grayscale and bitmap images, there are as many inputs as pixels the image to classify has) and several outputs (as many as types/classes of images the ANN will recognize). As it can be seen, the ANN consists of multiple mathematical operations (green boxes), such as vector matrix multiplication (VMM), activation function, and softargmax function. Among all the critical operations in the ANN, the VMM is the most complex and demanding, and it is carried out multiple times both during the training process and inference. Hence, the development of new hardware for ANN implementation is strongly oriented to realize VMM operations in a more efficient way. Interestingly, the VMM operation –often understood as multiply and accumulate (MAC) routine– can be implemented using a crossbar array of memory elements. Those memory devices could be either charge-based memories as well as resistance-based memories<sup>25,74</sup>.

Before explaining memristive hardware for ANN, in this paragraph we describe the state of the art of CMOS hardware for ANNs, to provide the author with a comprehensive picture of the different technologies available for hardware based ANNs. Among charge-based memories, SRAM cells (a bi-stable transistor structure typically made of two CMOS inverters connected back-to-back which retains a charge concentration, see Fig. 3a for an example of the structure of a crossbar array of 6T SRAM) have been widely used for VMM<sup>75–77</sup>. If the elements of the input vector and the weight matrix are limited to signed binary values, the multiply operation is simplified to a combination of XNOR and ADD functions carried out directly through SRAM cells. An example of this is the work by Khwa et al., which reports a compute in memory system based on a crossbar array of 6T SRAM memory cells as binary synaptic connections that uses binary inputs/outputs<sup>78</sup>. The proposed circuit comprises 4 kb synapses fabricated in a 65 nm CMOS process and reported an energy efficiency of 55.8 TOPS per W. In cases where  $x$  is non-binary, one approach is to employ capacitors in addition to the SRAM cells<sup>76,77,79</sup>, involving a three-step process. However, a major drawback of SRAM memories is their volatile nature. Due to the low field-effect transistor barrier height (0.5 eV), the charge constantly needs to be replenished from an external source and hence SRAM always needs to be connected to a power supply. An alternative memory element for VMM operation is the flash memory cell<sup>80,81</sup>, in which the charge storage node is coupled to the gate of a FET with charge stored either on a conductive electrode surrounded by insulators (floating gate) or in discrete traps within a defective insulator layer (charge trapping layer). Unlike in SRAM, the barrier height of the



**Fig. 2 | Generalized block diagram indicating the required circuitual blocks to implement a memristive ANN for pattern classification.** Green blocks (3, 5, 7 and 8) indicate the required mathematical operations (such as the VMM or activation functions). Red blocks (1, 2, 4, 6, 9, 11, 12, 13, 14, 15, 16) identify the required circuits for signal adaptation and/or conversion. The data path followed during the inference (or forward pass) is indicated by the red arrows/lines. The data path followed for in-situ training is indicated by the blue arrows/lines. The data path followed

under ex-situ training is shown by the yellow arrows/lines. For each box, the upper (colored) part indicates the name of the function to realize by the circuitual block, and the bottom part indicates the type of hardware required. The box titled successive neural layers would encompass multiple sub-blocks with a structure similar to the group titled First neural layer. IS1R stands for 1Selector 1 Resistor while 1R stands for 1 Resistor. UART, SPI and I<sup>2</sup>C are well known communication standards. RISC stands for Reduced Instruction Set Computer.


storage node is sufficiently high for long-term data retention. Also, flash-based VMM operates in a slightly different manner than SRAM-based VMM. In Flash-based VMM, each memory element contribute a different amount to the current in each column of the crossbar depending on the voltage applied to the input or crossbar row and matrix element are stored as charge on the floating gate<sup>81</sup> (i.e., multiplication) and all the currents in a column are instantaneously summed (i.e., accumulation) by Kirchhoff's currents law. Because the devices can be accessed in parallel along a BL, NOR Flash has generally been preferred over NAND Flash for in-memory computing. This is the case of the work by Fick et al from the company Mythic<sup>23</sup>, which relies on a 1024×1024 NOR Flash array to develop an analogue matrix processor for human pose detection in real time video processing. However, there is recent work describing the use of 3D NAND, consisting of vertically stacked layers of serially connected FLASH devices, whereby each layer of the array encodes a unique matrix<sup>82</sup>. This approach could help to overcome the scalability issue of NOR Flash, which is difficult to scale beyond the 28 nm technology node. The proposed 3D-aCortex accelerator<sup>83</sup> is a fully CMOS implementation that relies on a commercial 3D-NAND flash crossbar array as synaptic element. Partial outputs from multiple crossbars are temporally aggregated and digitized using digital counters, shared by all the crossbars along a row of the grid, avoiding the communication overhead of performing these reductions across multiple levels of hierarchy. The entire 3D array shares a global memory and a column of peripheral circuits, increasing its storage efficiency. This is however still theoretical and is yet to be fabricated. Nonetheless, the write operation on flash memories requires high voltages (typically >10 V) and entails significant latency (>10 μs) due to the need to overcome the storage node barriers. These problems can be potentially solved using resistance-based memories, or memristors as memory element at the intersections of the crossbar, as they can realize the multiplication operation by Ohm's Law ( $I=V \cdot G$ , where  $I$  is current,  $V$  is the input voltage and  $G$  is the conductance of each memristor), while reducing the energy consumption and area footprint as well as providing CMOS compatible operation voltages. The structure of memristive crossbar arrays for VMM is depicted in Fig. 3b, c: a common integration option is to place a CMOS transistor in series with the memristor to control the current through it (Fig. 3b) in a so called 1 transistor 1 resistor (1T1R) structure, while the highest integration density would be achieved by a crossbar comprising no transistors, i.e., considering cells usually referred to as 1 resistor/

memristor (1R or 1M) structures or passive crossbar (Fig. 3c). When using crossbar arrays of memristors to perform VMM operations, additional circuitry might be needed at the input and output to sense and/or convert electrical signals (see red boxes in Fig. 2). Examples of such circuits are digital-to-analogue (DAC), analogue-to-digital (ADC) converters and transimpedance amplifiers (TIA). Note that other studies employed implementations slightly different from this scheme, i.e., combining or avoiding certain blocks to save area and/or reduce power consumption (see Table 1).

In the following subsections we describe in detail all the circuitual blocks required for a truly full-hardware implementation of a memristive ANN. To provide both a clear global picture and detailed explanations, the titles of the sub-sections correspond to the names of the blocks in Fig. 2.

**Image capture hardware (block 1) and input vector conformation (block 3)**

An image (or pattern) is a collection of pixels with different colours arranged in a matrix form (referred as  $p \times p$  in this article). In this work, we will consider grayscale images, in which the colour of those pixels can be codified by one single value. However, in coloured images, each pixel is represented by 3 (in RGB encoding) or 4 (in CMYK encoding) values, this arranged in a tensor fashion, i.e.,  $p \times p \times 3$  or  $p \times p \times 4$ . Both the training and testing of an ANN for image classification are conducted by presenting large datasets of images to its inputs. In a real ANN each image could come directly from an embedded camera (block 1), or it could be provided as a file by the user (block 2). Depending on the format of the image (e.g., black/white, 8-bit \*.bmp, 24-bit \*.bmp, \*.jpg, \*.png, among many others) the range of possible colours (encoded as numerical values) for each pixel will be different. Each of the above mentioned approaches to feed images to the neural network implies different hardware overhead. For the case of on-the-fly image classification, a CMOS imager is necessary to capture the input images<sup>82,83</sup>. For instance, ref. 84 uses a 480×330 pixel image sensor, with each pixel consisting of a photo diode and four transistors that generates an analogue signal whose amplitude is proportional to the light intensity. Then a 5×6 pixel binary image is generated by mapping 96×55 neighbourhood pixels into one pixel in the binary image. A similar approach is considered in ref. 85 where a 640×480 pixels image is captured by an image sensor and then resized to a 16×16 image. The resizing procedure and the need of such a procedure will be covered later in this Sub-



**Fig. 3 | Non-Von Neumann vector-matrix-multiplication (VMM) cores reported in the literature. a** Full-CMOS SRAM (Static Random Access Memory) crossbar array, **b** Hybrid memristor/CMOS 1T1R crossbar array and **c** Full-memristive passive crossbar array. All cases assume a crossbar array integration structure that performs the Multiply-and-Accumulate (MAC) by exploiting the Kirchhoff's law of currents. The use of memristors allows a smaller footprint per synapse as a lower number of smaller devices is employed. Passive crossbar arrays of memristors allow the highest possible integration density, yet they are still an immature technology

with plenty of room for optimization. **a**<sup>290</sup> Yamaoka, M. Low-Power SRAM. In: Kawahara, T., Mizuno, H. (eds) Green Computing with Emerging Memory. Springer, New York, NY (2013), reproduced with permission from SNCSC. **b** is adapted with permission under CC BY 4.0 license from ref. 54. **c** is adapted with permission under CC BY 4.0 license from ref. 93.  $F$  is the feature size of the lithography and the energy estimation is on the cell-level. FEOL and BEOL stands for Front End Of Line and Back End Of Line, respectively.

section. Both cases consider an FPGA in order interface the image acquisition system (i.e. CMOS image sensor and the resizing algorithm) with the memristor crossbar and its peripheral circuitry. On the other hand, some studies exclusively focused on the memristor crossbar use an on-chip communication interface to acquire the image from a computer (e.g. ref. 54 uses a serial communication port) already shaped in the required input format.


Regarding the input images, there are multiple datasets of images online available for ANN training and testing. Some of the most commonly used ones are: 1) MNIST (Modified National Institute of Standards and Technology), which is basically a dataset containing 70,000 grayscale images showing handwritten numbers from 0 to 9 (i.e., around 7,000 for each number); 60,000 of them used for training and 10,000 for testing<sup>86</sup>; 2) CIFAR (Canadian Institute for Advanced Research), which contains 60,000 color images divided into 10 classes for CIFAR-10 and 100 classes for CIFAR-100<sup>87</sup>; 3) ImageNet, one of the largest image datasets, which consists of over 1.2 million labelled from 1000 classes for the ImageNet competition<sup>88</sup>. MNIST is a good starting

point, since this simple dataset can be classified with even small neural networks. For benchmarking a device or a chip, it is essential to evaluate the accuracy of standard deep neural network models like VGG<sup>89</sup> and ResNet<sup>90</sup> on CIFAR and ImageNet dataset by utilizing architecture-level simulation and realistic hardware statistics<sup>91,92</sup>. For clarity, here we illustrate with MNIST dataset. The number of types/classes of images (referred to as  $m$  in this article) in the MNIST dataset is 10. The images are compressed in a \*.idx3-ubyte file that can be opened with MATLAB; each of them comes in grayscale and with a resolution of  $28 \times 28$  pixels. In Python, the MNIST images can be found embedded in a library named Keras. The training images are used to let the ANN understand the characteristic features of each pattern (i.e., the numbers), and the testing images are presented to the ANN (after training) to be classified. A few examples of these images can be seen in Fig. 4a, where the X and Y axis stand for the pixel index. Pixel's brightness is codified in 256 grey levels between 0 (fully OFF, black) and 255 (fully ON, white). In the MNIST dataset, each of the 60,000  $p \times p$  training images is represented as a  $p^2 \times 1$  column vector, and all these vectors are horizontally

**Table 1 | List of reported prototypes in the literature and the detail of how was implemented each block (Software/Hardware Off-chip/Hardware On-chip, etc)**

Work(s)	Device	NN Type/ Dataset	Crossbar size	CMOS Node	ADC	Cell Structure	Input cir- cuit (DAC)	Sensing Electronics	Activation function	Row/Col. Selectors	Softmax Acti- vation Func.	Inference/ training	Weight Prog. circuitry
57	Au/Pd/WO <sub>3</sub> /Au	SLP, Sparse coding, MLP/Greek letters	54 × 108	180 nm	On-chip (13-bit)	1R	On-chip (6-bit)	Charge integration	On-chip digital (Sigmoid)	On-chip	Off-chip (Software)	Inference & training	On-chip
55	TiN/TaOx/HfO <sub>2</sub> /TiN	CNN/MNIST	128 × 16	130 nm	Off-chip (8-bit)	1T1R	On-chip (1-bit)	Charge integration	Off-chip (software: ReLU and max. Pooling)	On-chip	Off-chip (Software)	Inference & training	Off-chip
102	Pt/Ta/Ta <sub>2</sub> O <sub>5</sub> /Pt/Ti	MLP/MNIST	128 × 64	2 μm	N/A	1T1R	N/A	N/A	Off-chip hardware: ReLU	Off-chip	Off-chip (Software)	Learning & training	Off-chip
61	No data (proprietary dev.)	BNN, MNIST, CIFAR-10	128 × 64	90 nm	On-chip (3-bit)	1T1R	Not implemented	On-chip (VSA)	On-chip (Binary)	On-chip	Off-chip (software)*	Inference only	Off-chip
113	Ta/TaOx/Pt	CNN/MNIST	64 × 64	180 nm	On-chip	1T1R	On-chip	On-chip (TIA)	Off-chip (software)*	On-chip	Off-chip (software)*	Inference only	Off-chip
114,115	TaOx	CNN/MNIST	64 × 64	180 nm	On-chip (10-bit)	1T1R	On-chip	On-chip (TIA)	Off-chip (software)*	On-chip	Off-chip (software)*	Inference only	Off-chip
219,	W/TiN/TiON	BNN/MNIST	100 × 100	65 nm	On-chip (3-bit)	1T1R	N/A	On-chip (CSA)	Off-chip (FPGA: max. Pooling)	On-chip	Off-chip (FPGA)	Inference only	Off-chip
116	Pt/SiOxAg/Pt/Ti, Ta/Pd/HfO <sub>2</sub> /Pt/Ti	CNN/ 'U', 'M', 'A', 'S'	8 × 8	No data	Off-chip	1T1R	On-chip	Off-chip (TIA)	On-chip (ReLU), Off-chip (software: max. Pooling)	Off-chip	Off-chip (MCU)	Inference & training	Off-chip
272	TiN/HfO <sub>2</sub> /Ti/TiN	BNN/MNIST, CIFAR-10	1 Kb	130 nm	On-chip	2T2R	Not implemented	On-chip (PCSA)	On-chip (Binary)	On-chip	On-chip (Binary)	Inference only	Off-chip
99	W/Ta <sub>2</sub> O <sub>5</sub> /TaOx/W	MLP/MNIST	2 Mb	180 nm	On-chip (1-bit)	1T1R	On-chip (1-bit)	On-chip	No data	On-chip	No data	Inference only	Off-chip
100	AlCu/TiN/Ti/HfO <sub>2</sub> /TiN	MLP/	32 × 32	150 nm	On-chip (1 or 3-bit)	1T1R	On-chip (1-bit)	On-chip	Off-chip (software)*	On-chip	Off-chip (software)*	Inference only	On-chip (SRAM)
122	PCM (no more data)	MLP/MNIST	512 × 1024	180 nm	No data	3T1C + 2PCM	No data	Off-chip (software)	Off-chip (Software: ReLU)	Off-chip	Off-chip (Software)	Inference only	Off-chip
71,73	PCM (no more data)	MLP/MNIST, ResNET-9/ CIFAR-10	256 × 256	14 nm	On-chip	4T4R	On-chip (8-bit)	On-chip (CCO-based)	On-chip (ReLU)	On-chip	Off-chip (Software)	Inference only	On-chip
72,	PCM (no more data)	MLP/MNIST	512 × 512	14 nm	Off-chip	4T4R	On-chip (8-bit)	On-chip	Off-chip (Sigmoid)	On-chip	Off-chip (FPGA)	Inference only	On-chip
273	No data	CNN/ CIFAR-10	256 × 512	55 nm	On-chip	1T1R	No data	On-chip	Off-chip (FPGA)	On-chip	Off-chip (FPGA)	Inference only	Off-chip
274	TiN/HfO <sub>2</sub> /Ti/TiN	CNN/MNIST	18 kb	130 nm	Off-chip	1T1R	Off-chip*	Off-chip*	Off-chip (FPGA)	Off-chip*	Off-chip (FPGA)	Inference only	On-chip
123	TiN/HfO <sub>2</sub> /Ti/TiN	BNN/MNIST	1 Kb	130 nm	N/A	2T2R	N/A	On-chip	Off-chip (software)*	On-chip	Off-chip (software)*	Inference only	Off-chip
275	-/HfO <sub>2</sub> /TaOx/-	MLP/MNIST	158.8 Kb	130 nm	On-chip (8-bit)	2T2R	On-chip (8-bit)	Charge integration	Off-chip	On-chip	Off-chip	Inference only	Off-chip (FPGA)
60	TiN/HfO <sub>2</sub> /TaOx/TiN	CNN/MNIST, CIFAR-10	256 × 256	130 nm	On-chip (8-bit)	1T1R	On-chip	Charge integration	On-chip (analog: ReLU), Off-chip (FPGA: max. Pooling)	On-chip	Off-chip (FPGA)	Off-chip (Software)	On-chip

\*Assumed as no information is provided.



**Fig. 4 | Example of a widely popular image database used for ANNs training and test, and how they are feed to the network.** **a** Samples of the MNIST dataset of handwritten numeric digits considered in this article. In all cases images are represented in  $28 \times 28$  px. Pixel brightness (or intensity) is codified in 256 levels ranging from 0 (fully OFF, black) to 1 (fully ON, white). **b** Readability loss as the

resolution decreases from  $28 \times 28$  pixels (case I) to  $8 \times 8$  (case IV). **c** Schematic representation of the unrolling of the image pixels. Note that each of the  $n$  image columns of pixels are vertically concatenated to reach a  $n^2 \times 1$  column vector. It is then scaled by  $V_{\text{READ}}$  to produce a vector of analogue voltages that is fed to the ANN.

concatenated to render a  $p^2 \times 60,000$  matrix. Similarly, the test dataset consists of a  $p^2 \times 10,000$  matrix. In both cases, each of the  $p^2$  pixels must be fed to the crossbar array for further processing.


As previously mentioned, the simplest ANN architectures (multi-layer perceptrons) should have as many inputs as pixels there are in the images to be classified. In software based ANNs, this is not a challenge. However, the available inputs in hardware ANNs are limited by the maximal size of the memristor crossbar. In the literature, such a challenge has been tackled considering different approaches: For instance, given the MNIST dataset in which images have a resolution of  $28 \times 28$  pixels one option is to implement the synaptic layer using multiple crossbars to fit the 784 inputs (e.g., 13  $64 \times 64$  or 4  $256 \times 256$  crossbars would be needed<sup>93</sup>). However, for research efforts focused on the device level, this is usually out of reach as requires a non-straightforward CMOS – memristor integration. Another option is to consider more complex neural networks, such as the convolutional neural networks (CNN)<sup>55</sup>. LeNet-5 (a kind of CNN) first layer is  $25 \times 6$ , which can be implemented with a  $64 \times 64$  crossbar. In fact, image classification tasks in modern deep learning usually rely on a convolutional layer. As for the previous case, this is not easy to implement for research projects centred on the device level as it also requires complex hybrid CMOS – memristor integration. Nonetheless, in some cases, the first convolutional layers are implemented on software and off-chip to reduce the image dimensionality and then the resulting feature vector is feed to the memristive part of the ANN. Note that in this case, device non-idealities are not equally represented throughout the network, and their influence is only assessed for the fully-connected part<sup>55</sup>. Finally, other option is to rescale each of the images of the original MNIST dataset (in this work, represented by block 3). For example, if our crossbar has 64 inputs, then the image would have to be rescaled from  $28 \times 28$  to  $8 \times 8$  (i.e., 64 pixels); the size of the rescaled image will be referred as  $n \times n$ . The rescaling can be easily done via software, using for example MATLAB and its Deep Learning Toolbox as language/platform to carry out this type of computational operations, or Python altogether with the TensorFlow, Keras or Pytorch libraries. However, and as shown in Fig. 4b, the aggressively rescaled images becomes barely readable and therefore the entire dataset is changed and so it is the benchmark, i.e. inference results obtained for the  $8 \times 8$  MNIST rescaled images should only be compared

with  $8 \times 8$  MNIST results and not with the original MNIST benchmark results. This is similar to using a custom-made dataset. With this in mind, and provided the frequent use of this methodology in the literature, we will consider its usage yet stressing the aforementioned considerations, and we encourage authors not to rescale the image dataset if aiming to compare their results against the original datasets.

As an example, Supplementary Algorithm 1 shows the MATLAB code used for image dataset rescaling from  $28 \times 28$  to  $8 \times 8$  pixels. Before downscaling the images, each of them needs to be reshaped from a  $p^2 \times 1$  column vector to a  $p \times p$  matrix, using the MATLAB function reshape(). Then, the image is resized to the desired  $n \times n$  size in pixels by the MATLAB function imresize()<sup>94</sup>. This function receives as argument the desired down-sampling method, which in this example was selected to be the bi-cubic interpolation (as in other articles in the field of memristive ANNs<sup>54</sup>). The results of the rescaling for a single image are shown in Fig. 4b. Note that using this method, values outside the  $[0, 1]$  range are expected. Thereby, the downscaled image is processed and any output value exceeding such range is truncated to 0 or 1. The rescaled images are then reshaped back to the  $n^2 \times 1$  column vector representation format and stored in a new matrix. Now this image can be used as input in the crossbar array of memristors.

#### Input driving circuits (Block 4)

The colour of each pixel in the image (represented as  $n^2 \times 1$  column) is codified as a voltage that is applied to a row in the crossbar (i.e., word-line), as depicted in Fig. 4c, resulting in a vector  $\mathbf{V}$  of analogue voltages  $V_i$ . If the image is black-white (i.e., 2 possible values), the values of the voltage  $V_i$  of each pixel will be 0 and  $V_{\text{READ}}$  ( $V_{\text{READ}}$  being a reference voltage defined by the application); however, the colour of each pixel can also range within a greyscale, which leads to a range of analogue voltages. For instance, the colour of each pixel in the 8-bits  $p \times p$  images of the MNIST dataset (and hence, the colour of each pixel in the resized  $n \times n$  image to be input to the crossbar) varies within a greyscale of  $2^8 = 256$  possible values (codified in binary representation from 00000000 to 11111111), meaning that the voltages to be applied to each input of the crossbar may take values such as 0V,  $V_{\text{READ}}/256$ ,  $2 \cdot V_{\text{READ}}/256$ , etcetera until  $V_{\text{READ}}$ . Hence, an 8-bit digital-to-analogue converter (DACs) is necessary for each input to convert the 8-bits-code into a single voltage. When the ANN is employed to recognize other types of



**Fig. 5 | Schematic diagrams of DAC circuits conventionally used in the literature to bias the rows of the memristive crossbar. a** N-bit weighted Binary, **b** Current-steering DAC, **c** Memristive-DAC **d** N-bit R-2R DAC and **e** Pulse Width Modulation (PWM)-based DAC.

images codified with a different format (e.g., 24-bit), DACs of different resolution are needed. The format in which the images are presented depends on the ultimate application of the network, i.e., ANNs for plate number identification may work well with black/white (i.e., 1-bit) images, and ANNs for object identification may need to consider 24 bits (16.7 million) colours. Examples of DACs often employed in memristive ANNs are displayed in Fig. 5: N-bit weighted Binary (Fig. 5a), Current-steering DAC (Fig. 5b), Memristive-DAC (Fig. 5c), N-bit R-2R DAC (Fig. 5d) and Pulse Width Modulation (PWM)-based DAC (Fig. 5e).

Deciding the resolution of the DACs at the input of each row of the crossbar is a critical factor affecting power consumption, area, and output impedance of the ANN –lowering impedance is important to realize large crossbars. Conventional high-resolution DACs with a low output impedance comprise a DAC core with an operational amplifier (in a buffer configuration) as output stage in order to lower the output resistance. As such, the power dissipation of the DAC can be divided into the switching/leakage power of the digital DAC core and the static/dynamic power of the operational amplifier. On one hand, the power dissipation of the digital DAC core can be estimated as  $P_D = f_D C_D V^2 + P_{\text{leakage}}$ , where  $f_D$  is the output frequency,  $C_D$  is the parasitic

capacitance,  $V$  is the supply voltage, and  $P_{\text{leakage}}$  is the leakage power that depends on the technology node, and for a 65 nm technology with a 1 V power supply is of several pico-Watts in an inverter. On the other hand, the power dissipation of the analogue block can be estimated by assuming a class-AB follower stage, with an efficiency of 50%. In this scenario the static power of this block equals its dynamic power and the addition of them can be computed as  $P_A = nV/R^2$ , where  $n$  is the number of memristors to drive and  $R$  is their minimum resistance. Below frequencies of roughly 100 MHz,  $P_A$  is dominant, whereas above this threshold, the dissipated power during the switching makes  $P_D$  bigger than  $P_A$ .

Regarding the silicon area required for the DACs, this is mainly defined by the DAC resolution, which in turn is limited by device noise element matching. For DAC relying in resistors, the major noise source is from the CMOS operational amplifier in the output stage<sup>95</sup>, and it can be minimized using larger transistors (both in width and length) for the differential input pair. Similarly, to maximize the matching between the reference resistors, wider devices are encouraged, ultimately contributing to the increase in the silicon area required per DAC.



To minimize silicon area and power consumption, the lower the DAC resolution the better. As a result, apart from amplitude-based encoding for crossbar inputs, time-encoding schemes are also considered<sup>96</sup>. For instance, in pulse-width modulation (PWM) schemes, inputs are codified in different pulse widths (0 s,  $T_{\text{READ}}/256$  s,  $2 \cdot T_{\text{READ}}/256$  s, etc. until  $T_{\text{READ}}$ ). This allows overcoming device non-linearity but suffers from low throughput<sup>57</sup>. Alternatively, in the so-called bit-serial encoding<sup>97</sup> approaches, high-resolution crossbar inputs are presented as a stream of voltage pulses with constant amplitude and width<sup>48,56</sup>. For example, to represent 16-bit crossbar inputs,  $m$ -bit voltage signals are streamed to the crossbar row over  $16/m$  time cycles<sup>98</sup>. After VMM calculation, the partial products (the outputs of each time step) are accumulated together to form the final output value. Also, many papers<sup>55,60,99,100</sup>, have explored the case of ANNs with binarized inputs, as they employ the simplest DACs (1-bit). In the case of the 1-bit input stream, DACs can also be replaced by inverters followed by an output amplifier to allow the inverter to drive all the devices connected to it<sup>98</sup>. In addition, the computation with time-encoded inputs is less affected by the noise variations, which mostly affect the amplitude of the input signals rather than the pulse width. However, the disadvantage of time-encoding schemes is the reduction of computation speed and hardware overhead required for partial sums computation<sup>96</sup>.

An alternative to keep a high throughput and still employ a low-resolution DAC is using approximate computing<sup>101</sup>. When using low-resolution DACs (1-, 2- or 3-bit) there is a higher chance of multiple inputs requiring the same driving voltage, which allows sharing DACs among several lines, and thereby saving both power and area. However, one has to keep in mind that the output resistance of the DAC limits the number wordlines that can be biased. Also, this approach requires the use of analogue multiplexers (block 11) in between the input driving circuits and the memristor crossbar which leads to additional control circuit overhead. The problem of using low-resolution DACs at the input of the crossbar is a loss in the accuracy of the VMM operation. Hence, there is an inherent trade-off between all these variables. The accuracy loss can also be reduced by exploiting software-based training techniques for quantized neural networks.

### VMM core (Block 5)

The voltages generated by each DAC (which represent the colour of each pixel of the rescaled  $n^2 \times 1$  image) are applied at the inputs (rows) of the  $n^2 \times m$  crossbar array of memristors. The conductance of each memristor within the crossbar describes the synaptic connection between each input neuron ( $i$ th) and each output neuron ( $j$ th). This scheme is used in various papers<sup>54,102</sup>. However, some others consider also a bias term added to the weighted sum fed to the neuron<sup>57</sup>. This can be done digitally and off-chip, or in the analogue domain. If done analogue, an additional row in the crossbar is needed, thereby requiring a crossbar of  $(n^2+1) \times m$ . This operation produces a row vector of size  $1 \times m$  (see Eq. 1). In a conventional Von Neumann computing system, VMM is performed by doing each sub-operation (multiplications and sums) sequentially, which is time consuming; moreover the calculation time increases quadratically with the dimensionality of the input arrays<sup>103</sup>, or in the case of using the so-called Big-O notation, the VMM algorithm has a time complexity of  $-O(n^2)$ . Memristor crossbars (such as the one shown in Fig. 6a) allow performing VMM much more easily and faster because all the sub-operations are carried out in parallel. In the crossbar, the brightness (colour) of each pixel in each image is codified in terms of analogue voltages and applied to the input rows (also called wordlines and connected to the memristor's top electrodes), while the output columns (also called bitlines and connected to the memristor's bottom electrodes) are grounded through a transimpedance amplifier (see Fig. 6b for an idealized representation). Then, the VMM is performed in an analogue fashion, as the current flowing through each memristor will be given by the voltage applied to the line and the conductance of

each memristor ( $I_{ij} = g_{ij} \cdot V_i$ ). Note that in a pair  $\{i,j\}$   $i$  stands for the crossbar row, and  $j$  for the crossbar column. Then, the currents flowing through the memristors connected to a given bitline are summed and sensed to form the output vector. Let us consider the following notation to better explain this idea:

$$[V_1 \ V_2 \ \dots \ V_{n^2}] \times \begin{bmatrix} g_{1,1} & g_{1,2} & \dots & g_{1,m} \\ g_{2,1} & g_{2,2} & \dots & g_{2,m} \\ \vdots & \vdots & \ddots & \vdots \\ g_{n^2,1} & g_{n^2,2} & \dots & g_{n^2,m} \end{bmatrix} = \left[ \sum_{i=1}^{n^2} V_i \cdot g_{i,1} \ \sum_{i=1}^{n^2} V_i \cdot g_{i,2} \ \dots \ \sum_{i=1}^{n^2} V_i \cdot g_{i,m} \right] \quad (1)$$


For the classification of the MNIST images with a  $n \times n$  pixel resolution with an ANN, multiple VMM operations are required, in which the matrix of conductances  $g_{ij}$  in Eq. 1 is defined based on the matrix  $\mathbf{W}_M$  of synaptic weights, which has a size of  $n^2 \times 10$ , and all the numbers that form it are real numbers ( $\mathbf{W}_M \in \mathbb{R}^{n^2 \times 10}$ ) with both positive and negative values being possible—the way in which  $\mathbf{W}_M$  is calculated is described in detail in section ANN training and synaptic weight update (Blocks 2, 11-15): Learning algorithm. As the negative values cannot be represented directly with memristors, some strategies have been adopted. Reference 104 added an extra column in the crossbar (named reference column, see blue arrow in Fig. 6c) with all its memristors set to  $0.5 \cdot G_{\text{LRS}}$ , so totalling  $n^2 \times (m+1)$  memristors in the crossbar. Then, the total current at the  $\{j\}$  output of the crossbar is obtained by subtracting the current generated by the reference column  $\{ref\}$  to the current generated from a  $\{j\}$  column (see Fig. 6c). This concept is mathematically represented in Eq. 2.

$$\left[ \sum_{i=1}^{n^2} V_i \cdot g_{i,1} \ \sum_{i=1}^{n^2} V_i \cdot g_{i,2} \ \dots \ \sum_{i=1}^{n^2} V_i \cdot g_{i,m} \right] \rightarrow \left[ \sum_{i=1}^{n^2} V_i \cdot (g'_{i,1} - g_{\text{ref}}) \ \sum_{i=1}^{n^2} V_i \cdot (g'_{i,2} - g_{\text{ref}}) \ \dots \ \sum_{i=1}^{n^2} V_i \cdot (g'_{i,m} - g_{\text{ref}}) \right] \quad (2)$$

where  $g_{\text{ref}}$  stands for the  $0.5 \cdot G_{\text{LRS}}$  conductances of the reference column and  $g'_{i,j}$  is calculated in such a way that devices with a conductance above  $0.5 \cdot G_{\text{LRS}}$  produce positive synaptic weights, and those with a conductance below  $0.5 \cdot G_{\text{LRS}}$  produce negative synaptic weights<sup>104</sup>. This strategy has two disadvantages: on one hand, one can only employ half of the states exhibited by the memristor for the positive weights and the other half for the negative weights, thus reducing the range between the maximum and minimum weight. On the other hand, routing the reference column to the rest of the crossbar columns to make the corresponding subtraction operation, is not trivial. Another strategy is to use two memristors per synaptic weight, resulting in two crossbars of  $n^2 \times 10$  ( $20n^2$  synapses)<sup>105,106</sup>. Within this approach, Eq. 2 could be re-written as

$$\left[ \sum_{i=1}^{n^2} V_i \cdot g_{i,1} \ \sum_{i=1}^{n^2} V_i \cdot g_{i,2} \ \dots \ \sum_{i=1}^{n^2} V_i \cdot g_{i,m} \right] \rightarrow \left[ \sum_{i=1}^{n^2} V_i \cdot (g^+_{i,1} - g^-_{i,1}) \ \sum_{i=1}^{n^2} V_i \cdot (g^+_{i,2} - g^-_{i,2}) \ \dots \ \sum_{i=1}^{n^2} V_i \cdot (g^+_{i,m} - g^-_{i,m}) \right] \quad (3)$$

Where the positive and negative conductances are codified by a pair of two adjacent memristors ( $g^+_{ij}$  and  $g^-_{ij}$ ), each of them set to a positive value of conductance. This representation method, shown in Fig. 6d, has been chosen in this study because it doubles the range of



**Fig. 6 | Memristor crossbar structure and electrical connection diagram for signed weights representation.** **a** Sketch of the crossbar array structure. Red and blue arrows exemplify the electron flow through the memristors connecting the top (Word lines -WL-) and bottom lines (Bit lines -BL-). Different memristor resistance states are schematically represented (High Resistance State -HRS- to Low Resistance State -LRS-). The dashed blue line depicts the so-called sneak path problem. The parasitic wire resistance is indicated for WL<sub>i</sub> and BL<sub>j</sub>. Reproduced

with permission under CC BY 4.0 license from ref. 253. **b** Equivalent circuit representation of the CPA sketched in **a**, showing the input voltages, output currents and TIA blocks that translates the output CPA current to a vector of analogue voltages. In this case the circuit was simplified by ignoring the line resistances. Finally, two different realizations of the memristive-based ANN synaptic layer are shown in **c** – unbalanced – and **d** – balanced –.

conductance levels of the crossbar, making it less susceptible to noise and variability<sup>104</sup>.

To calculate the required conductance value for each of the memristors in the pair, we begin by splitting  $\mathbf{W}_M$  into two matrices  $\mathbf{W}_M^+$  and  $\mathbf{W}_M^-$  as:

$$w_{M_{ij}}^+ \begin{cases} w_{M_{ij}}, & w_{M_{ij}} > 0 \\ 0, & w_{M_{ij}} \leq 0 \end{cases} \quad (4)$$

$$w_{M_{ij}}^- \begin{cases} 0, & w_{M_{ij}} \geq 0 \\ -w_{M_{ij}}, & w_{M_{ij}} < 0 \end{cases}$$

each of them containing only positive weights, so that  $\mathbf{W}_M = \mathbf{W}_M^+ - \mathbf{W}_M^-$ . The matrix in the left side ( $\mathbf{W}_M$ , containing both positive and negative values) can be represented as a difference between the two matrices in the right side ( $\mathbf{W}_M^+$  and  $\mathbf{W}_M^-$ , both containing only positive numbers). Thereby, by applying Eq. 4, we obtain

$\mathbf{W}_M^+$  by replacing all the negative elements from  $\mathbf{W}_M$  by 0, while  $\mathbf{W}_M^-$  was obtained by first multiplying matrix  $\mathbf{W}_M$  by -1 and then replacing all the negative values by 0.

In the next step, the conductance matrices  $\mathbf{G}_M^+$  and  $\mathbf{G}_M^-$  (Equation 5) to be mapped into the crossbars are calculated by employing a linear transformation,<sup>107,108</sup>:

$$\mathbf{G}_M^+ = a \cdot \mathbf{W}_M^+ + b = \frac{G_{\max} - G_{\min}}{\max\{\mathbf{W}_M\} - \min\{\mathbf{W}_M\}} \mathbf{W}_M^+ + \left[ G_{\max} - \frac{(G_{\max} - G_{\min}) \max\{\mathbf{W}_M\}}{\max\{\mathbf{W}_M\} - \min\{\mathbf{W}_M\}} \right]$$

$$\mathbf{G}_M^- = a \cdot \mathbf{W}_M^- + b = \frac{G_{\max} - G_{\min}}{\max\{\mathbf{W}_M\} - \min\{\mathbf{W}_M\}} \mathbf{W}_M^- + \left[ G_{\max} - \frac{(G_{\max} - G_{\min}) \max\{\mathbf{W}_M\}}{\max\{\mathbf{W}_M\} - \min\{\mathbf{W}_M\}} \right] \quad (5)$$

here  $G_{\min}$  and  $G_{\max}$  are the minimal and maximal conductance values of the memristors in the crossbar, and  $\max\{\mathbf{W}_M\}$  and  $\min\{\mathbf{W}_M\}$  are the maximum and minimum values in  $\mathbf{W}_M$ . At this point, it is critical to note that this mapping strategy presents the synaptic weights from  $\mathbf{W}_M$  to a continuum of conductance values in the range  $[G_{\min}, G_{\max}]$ .

However, it has been widely reported<sup>109–111</sup>, that the more states one memristor has, the more difficult to identify them, due to the inherent variability. Moreover, depending on the material and fabrication methods, some memristor devices can have only a limited number of stable conductance states. To deal with these non idealities, advanced mapping techniques have been proposed in the literature and they are summarized in Supplementary Note 1 and Supplementary Note 2, the latter focused on mitigating the heat-induced drift of synaptic weights. Thereby, when considering a device with a number  $x$  of states, each position of the resulting conductance matrices should have only  $x$  possible values. In order to exploit the entire dynamic range of the memristors (which would make easier to identify each conductance value), we consider  $G_{\max} = G_{\text{LRS}}$  and  $G_{\min} = G_{\text{HRS}}$ , being  $G_{\text{LRS}}$  and  $G_{\text{HRS}}$  the conductance of the most and least conductive states (respectively). In this way, the synaptic weights in the  $\mathbf{W}_{\text{M}}^+$  and  $\mathbf{W}_{\text{M}}^-$  matrices are converted to conductance values within the range  $[G_{\text{HRS}}, G_{\text{LRS}}]$ . The following example illustrates the procedure to convert the  $\mathbf{W}_{\text{M}}$  matrix returned by the MATLAB training phase (i.e., a matrix of real values in the range  $[-5, 5]$ ) into two crossbar arrays of memristors (considering that each memristor can have 6 linearly distributed resistive states at  $G_{\text{HRS}}, 0.2 \cdot G_{\text{LRS}}, 0.4 \cdot G_{\text{LRS}}, 0.6 \cdot G_{\text{LRS}}, 0.8 \cdot G_{\text{LRS}}$  and  $G_{\text{LRS}}$ ):

First, the ex-situ training produces a matrix of  $n^2 \times m$  synaptic weights:

$$\mathbf{W}_{\text{M}} = \begin{bmatrix} 1.1 & 4.7 & -3.9 & \dots & 4.9 \\ 1.8 & -3 & -1.2 & \dots & 0.2 \\ 4.6 & -4.9 & 0.3 & \dots & 1.3 \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ -0.9 & 2.7 & -2.2 & \dots & -4.8 \end{bmatrix} \quad (6)$$

Second, the synaptic weights are represented as the difference between two matrices:

$$\mathbf{W}_{\text{M}}^+ - \mathbf{W}_{\text{M}}^- = \begin{bmatrix} 1.1 & 4.7 & 0 & \dots & 4.9 \\ 1.8 & 0 & 0 & \dots & 0.2 \\ 4.6 & 0 & 0.3 & \dots & 1.3 \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ 0 & 2.7 & 0 & \dots & 0 \end{bmatrix} - \begin{bmatrix} 0 & 0 & 3.9 & \dots & 0 \\ 0 & 3 & 1.2 & \dots & 0 \\ 0 & 4.9 & 0 & \dots & 0 \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ 0.9 & 0 & 2.2 & \dots & 4.8 \end{bmatrix} \quad (7)$$

Third, the weights are rounded to the closest state among the  $x$  available states:

$$\mathbf{W}_{\text{Mq}}^+ - \mathbf{W}_{\text{Mq}}^- = \begin{bmatrix} 1 & 5 & 0 & \dots & 5 \\ 2 & 0 & 0 & \dots & 0 \\ 5 & 0 & 0 & \dots & 1 \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ 0 & 3 & 0 & \dots & 0 \end{bmatrix} - \begin{bmatrix} 0 & 0 & 4 & \dots & 0 \\ 0 & 3 & 1 & \dots & 0 \\ 0 & 5 & 0 & \dots & 0 \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ 1 & 0 & 2 & \dots & 5 \end{bmatrix} \quad (8)$$

Finally, the quantized weights are mapped to a conductance value:

$$\mathbf{G}_{\text{M}}^+ - \mathbf{G}_{\text{M}}^- = \begin{bmatrix} \frac{G_{\text{LRS}}}{5} & G_{\text{LRS}} & G_{\text{HRS}} & \dots & G_{\text{LRS}} \\ \frac{2G_{\text{LRS}}}{5} & G_{\text{HRS}} & G_{\text{HRS}} & \dots & G_{\text{HRS}} \\ G_{\text{LRS}} & G_{\text{HRS}} & G_{\text{HRS}} & \dots & \frac{G_{\text{LRS}}}{5} \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ G_{\text{HRS}} & \frac{3G_{\text{LRS}}}{5} & G_{\text{HRS}} & \dots & G_{\text{HRS}} \end{bmatrix} - \begin{bmatrix} G_{\text{HRS}} & G_{\text{LRS}} & \frac{4G_{\text{LRS}}}{5} & \dots & G_{\text{LRS}} \\ G_{\text{HRS}} & \frac{3G_{\text{LRS}}}{5} & \frac{G_{\text{LRS}}}{5} & \dots & G_{\text{HRS}} \\ G_{\text{HRS}} & G_{\text{LRS}} & G_{\text{HRS}} & \dots & G_{\text{HRS}} \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ G_{\text{LRS}} & G_{\text{HRS}} & \frac{2G_{\text{LRS}}}{5} & \dots & G_{\text{LRS}} \end{bmatrix} \quad (9)$$

The output value caused by a negative synaptic weight is achieved by subtracting the current flowing through the memristors connected

to bitline  $i$  in  $\mathbf{G}_{\text{M}}^-$  matrix from that in the corresponding bitline  $i$  in  $\mathbf{G}_{\text{M}}^+$  matrix.


### Sensing electronics (Block 6)

Once the input voltages are applied to the inputs (rows) of the crossbar, currents at the outputs (columns) are almost instantaneously generated, which need to be sensed. There are three widely used sensing modes for the output voltages<sup>112</sup>. The simplest approach is the use of a sensing resistor (Fig. 7a). However, grounding the bitlines through a resistor might alter the potential applied to the bitline, which will no longer be 0 volts, adding variability and thus altering the read over the sensing resistor<sup>100,112</sup>. To sense low currents without this problem, one option is to use trans-impedance amplifiers (TIA, see Fig. 7b). In this case, the crossbar bitlines are grounded through a TIA implemented with an operational amplifier or an operational transconductance amplifier which ensures the bitline potential to remain at 0 V. Although very popular<sup>102,113–116</sup>, this approach might be limited for the case of the smallest technology nodes implementations as the gain and bandwidth of the amplifiers are limited by the intrinsic transistor gain<sup>95,117</sup>. An alternative is to replace the TIA block by a charge-based accumulation circuit. This strategy was used to cope with pulse width modulation encoding that excludes the utilization of one TIA. Note that the same approach could be used along with other encoding techniques such as digitization of inputs and pulse amplitude modulation. In its most basic implementation, it is very similar to the use of a sensing resistor but replacing the resistor by a capacitor (see Fig. 7c). The capacitor then develops a voltage which is proportional to the integrated current flowing through it. As such, this method adds the time-dimension to the process of sensing the outputs: the current must be integrated over a constant and well-defined period of time to generate an output voltage. Note that in many cases, to reduce the current to be integrated (and thus the size of the integration capacitors), current divider circuits<sup>57</sup> or differential pair integrators<sup>118</sup> are considered (see Fig. 7d).

Finally, note that the design choice of the sensing circuit will depend on the input signals to the memristor crossbar, as shown in Fig. 8. Assuming that the input signals of both positive and negative cells are of the same polarity, an independent sensing/transducing circuit is required for both the positive and negative bitline. Then a subtractor circuit (implemented for instance with an operational amplifier, as shown in Fig. 8a) generates an output voltage proportional to the current difference. On the contrary, when it is possible to apply input signals of different polarity to the  $\mathbf{G}_{\text{M}}^-$  and  $\mathbf{G}_{\text{M}}^+$  matrix, the sensing electronics can be simplified, as by connecting the  $i$  bitlines from the  $\mathbf{G}_{\text{M}}^-$  and  $\mathbf{G}_{\text{M}}^+$  directly performs the subtraction in terms of currents, and thereby only one sensing amplifier is needed (as shown by the single transimpedance amplifier in Fig. 8b).

### Activation function (Block 7)

Ideally, the output current of each bitline (column) pair in a crossbar-based implementation of a VMM is a linear-weighted sum of all the wordlines (rows) connected to such column. Since a combination of linear functions results in a new linear function, complex nonlinear relationships could not be replicated by an ANN regardless of the number of the linear neural layers considered. This problem can be overcome by introducing a non-linearity transformation on the weighted sum output by each column. This is done by the so-called neuron activation functions, and the most common are: Sigmoid (also called Logistic)<sup>119,120</sup>, Hyperbolic Tangent<sup>120</sup> and Rectified Linear Unit (ReLU)<sup>120,121</sup>. Also, for the particular case of pattern classification tasks, the output values of the VMM performed by the last neural layer have the added requirement of being mapped to the  $[-1, 1]$  or  $[0, 1]$  range as they indicate the probability of the input to belong to each class. To this end, the gap difference between the value of the most active output (column) and the rest needs to be compressed and the differences among the less active



**Fig. 7 | Circuit schematics for the sensing electronics placed in at the output of every column of the memristive crossbar.** In all cases, the goal is to translate a current signal into a voltage signal. **a** The sensing resistor is the simplest case, as it translates current into voltage directly by the Ohm's law. **b** The use of a TIA allows to connect the crossbar columns to 0 volts and operate with lower output currents. As well as in the resistor-based approach, the current voltage conversion is linear when operating the TIA within its linear range and the output voltage signal is immediately available as soon as the output of the TIA settles. **c** For currents


below the nano-ampere regime, charge integration is the most suitable option for current-voltage conversion. This can be achieved by using a capacitor. As such, the measurement is not instantaneous as a constant, controllable integration time is required before the measurement. **d** To minimize the area requirements of the integration capacitor, the use of a current divider allows to further reduce the current and, with it, the size of the required capacitor. The tradeoff in this case is with precision (mainly due to transistor mismatch) and output voltage dynamic range.

outputs, amplified. It must be noted, that although not necessary in the case of neural networks implemented in the software domain, in the case of neural networks based on memristor-VMM cores, the elements of the input vectors to each neural layer must be within a range of analogue voltages. For this reason, ReLU activation functions, which are by definition unbounded activation functions  $[0, \infty)$ , needs to be slightly modified with an upper limit to prevent the alteration of the synaptic weights recorded in the neural layer memristors.

All these activation functions could be realized either in software or hardware, and each implementation has its own virtues and drawbacks. In this study, software-based implementations refer to the designs, where the calculation of the activation functions and processing of intermediate outputs between ANN layers is performed in a separate hardware unit outside the crossbar. This hardware unit can be an CPU, FPGA, microcontroller, micro-processor or printed circuit board (PCB) depending on how crossbar architecture is integrated with the other processing units. Hardware-based implementations refer to the integration of the memristive crossbars and activation function units into the same chip. In software based implementations, the output of each crossbar column needs to be converted to the digital domain using an ADC (which remarkably increases the area and power consumption) and then sent for the further processing. This is the most commonly used approach on research prototypes developed as technology demonstrators due to its versatility, as the activation function can be implemented and changed by simply modifying the software code<sup>55,100,113–115,122,123</sup>. In the context of future product development, reconfigurable ASICs are proposed for post analogue-digital signal processing. Conversely, hardware ASIC-


based implementations of activation functions integrated into the same chip as a crossbar cannot be changed once the circuit is fabricated. Such activation functions can be implemented in both digital and analogue domains. Digital domain processing leads to the ADC overhead (same as for software-based implementations) but is less affected by the noise and transistor mismatches. Digital domain implementation of a ReLU activation integrated into the sensing circuit is shown in<sup>124,125</sup>. In general, analogue CMOS implementations of the activation functions require a smaller number of transistors and help to avoid analogue to digital conversion at this stage. Analogue CMOS implementations of the activation functions are shown in Fig. 9 (see Fig. 9a for the Sigmoid activation function and Fig. 9b for the ReLU activation function). Even though such designs cannot be reconfigured when fabricated, this weakness is compensated by a much reduced power consumption (estimated in ref. 102 for a 65 nm CMOS node to be roughly 30 times lower). References 119,126, presented analogue CMOS implementations of Sigmoid, ReLU and Hyperbolic Tangent activation functions within ANNs and Generative Adversarial Networks (GAN), respectively.

Since ANNs need to have a very large number of activations to achieve high accuracy, the reduced power consumption of such custom-made analogue CMOS activation functions could still be excessive. Using a compact and energy-efficient nano device implementing the non-linear activation functions could further advance the performance and integration density of memristive ANNs. Reference 121 proposed the use of a vanadium dioxide ( $\text{VO}_2$ ) Mott insulator device (which is heated up by joule power dissipation) to achieve the desired ReLU function (see Fig. 9c), and reference 127 proposed the use of a periodically-poled thin-film lithium niobate nanophotonic waveguide to implement this



**Fig. 8 | Equivalent electrical circuit of the topology used to implement the mathematical difference between two electrical signals. a** Assuming that voltage inputs are unipolar (that is, only negative or positive), it is required to first transduce the current signals into voltage and then add an operational amplifier in a subtractor

configuration. **b** If bipolar signals can be applied in the inputs, by biasing the negative synaptic weights with a voltage of opposite polarity, summing the resulting currents in a common node (Kirchhoff's Law for Current) already solves the subtraction operation, and only one transimpedance amplifier is required per column.



**Fig. 9 | Circuitual implementations of the analogue activation functions used in memristive neural networks. Full-CMOS implementations of the a sigmoid and b ReLU activation functions. Aiming to minimize the area footprint of the activation function, c presents a ReLU implementation based on a VO<sub>2</sub> Mott insulator device.**

function in optical ANNs. Even though such designs are promising as a small energy-efficient solution for implementing the activation functions, their efficient integration with the other peripheral circuits and CMOS components is still an open challenge.


**SoftArgMax function (Block 8)**

Instead of the activation functions previously described, the final synaptic layer in an ANN as those here covered, uses a different block. In this case it is necessary to have a block that detects which is the most active output of the crossbar (i.e., which column drives the highest

current). This block (often named SoftArgMax function or SoftArgMax activation function) with as many inputs as bitlines has the memristor crossbar, basically implements Eq. 10:

$$y_i = \arg \max_{z_i \in \mathbf{Z}} [\text{softmax}(z_i)] \tag{10}$$

which indicates that the  $i^{th}$  element of the vector  $\mathbf{Z}$  is the maximum among all the elements of  $\mathbf{Z}$ , and thereby identifies the input pattern as a member of class  $i$ . The input vector  $\mathbf{Z}$  represents the crossbar



**Fig. 10 | Analogue CMOS implementation of the Winner-Takes-All (WTA) function.** **a** WTA CMOS block with voltage input<sup>291</sup>. The gate terminal of transistor Q5, and the source terminals of transistors Q6 and Q7 are common to all WTA cells. **b** WTA CMOS block with current input<sup>148</sup>. Node  $V_{com}$  is common to all WTA cells. In

both cases, the output voltage of the WTA cell with the highest input voltage/current is driven to the positive reference voltage ( $V_{DD}$ ), while the output voltage of the remaining WTA cells is driven to ground. The number of cells in the WTA module is the same to the number of classes of images to identify by the ANN.

outputs. This behaviour is achieved by combining two functions, the  $\text{argmax}()$  and the  $\text{softmax}()$  functions, shown in Eqs. 11 and 12, respectively.

$$\text{argmax}_{z_i \in Z}(z_i) = \left\{ i / z_j \leq z_i \forall 1 < j < K \right\} \quad (11)$$

$$\text{softmax}(z)_i = \frac{e^{z_i}}{\sum_{j=1}^K e^{z_j}} \quad (12)$$

It could be argued that such a behaviour (i.e. identifying the largest output of the network) could be achieved directly by the  $\text{argmax}()$  function without the need of the  $\text{softmax}()$  operation. This is because as indicated in Eq. 11,  $\text{argmax}()$  is an operation that finds the argument that gives the maximum value from a target function. So, for inference-only accelerators it is acceptable to feed the output of the activation functions directly to the  $\text{argmax}()$  function, omitting the  $\text{softmax}()$  function. Some studies proposed to implement the  $\text{argmax}()$  function via hardware<sup>128–148</sup>, which could be beneficial to reduce the total transistor count and power consumption while at the same time increasing the throughput. In this regard, there are two possibilities: to use of a CMOS digital block<sup>128–131</sup>, or to use a CMOS analogue block<sup>132–148</sup>, which can either operate with a current or voltage input (see Fig. 10a, b, respectively). Note that this blocks in fact implement the so-called winner-takes-all function, widely used in SNNs and particularly in unsupervised competitive learning (this could be regarded as similar to the  $\text{argmax}()$  function but with the addition of lateral inhibition). The use of a digital block is simpler and more robust (it can be easily written in Verilog or VHDL), but it presents the big drawback of requiring an ADC at each output (i.e., column) of the crossbar.

Yet, it is recommended (even for inference-only) to consider the  $\text{softmax}()$  function as well, as it turns the vector formed by the output of the activation functions to a vector of probabilities, where the probabilities of each value are proportional to the relative scale of each

value in the vector (the summatory of the probabilities of all elements is equal to 1). Note that the  $i$ th output of the  $\text{softmax}()$  function is determined not only by the value ( $z$ )  $i$ th input but also by the value of the other  $j^{\text{th}}$  inputs. Furthermore, for training-capable accelerators, it is usually not possible to omit the  $\text{softmax}()$  function, as it is required for calculating the loss function, which determines the way in which the synaptic connections are adjusted. This process is done by back-propagating the gradient of each mathematical function of the network, to the previous layer (the details of these procedure will be further described in section ANN training and synaptic weight update (Blocks 2, 11–15): Learning algorithm). Since the gradient of the  $\text{argmax}()$  function is always zero, its usage without the  $\text{softmax}()$  function would result in no update of the synaptic weights. Most studies implement this block via software<sup>54,57,85</sup>, which uses a digitalized representation of the voltage signal provided by the preceding activation function (discussed in section Activation function (Block 7)). This approach requires the use of an ADC at the output of the activation function for each column (analogue hardware). This digitized vector is read by a Python<sup>57</sup> or MATLAB<sup>54</sup> routine running on a PC or FPGA<sup>85</sup> and the highest valued element is identified. Although these examples are essentially proofs-of-concept focusing on the hardware implementation of ANNs, it could be argued that future systems-on-chip including both in-memory-computing tiles and conventional Von Neumann cores could rely on the latter ones for implementing functions such as  $\text{softmax}()$  function on the digitized vector provided by the in-memory-computing tiles<sup>57</sup>. Note that in some cases, the activation function is also implemented digitally and thereby the ADC block is placed right after the sensing electronics discussed in section Sensing electronics (Block 6).

### Analogue to digital converters (Block 9)

In the cases in which ADCs are needed (either between the output of the crossbar and the activation function block or between the activation function block and the  $\text{softmax}()$  block), the most important metrics to consider are: (i) their resolution (as it affects the accuracy), (ii) sampling frequency ( $f_s$ ) (affects throughput or in other words, the number of operations per second), and (iii) surface area on the die

(limits the available silicon area to be destined to synaptic weights, that is the ITIR structures, which thus affects cost).

The resolution of ADC required to represent all possible outputs of the VMM operation depends on input precision  $K$  (DAC resolution), number of crossbar rows  $N$ , and precision of the weights cells  $M$  (conductance resolution), and can be calculated as  $\text{ceil}(\log_2((2^K - 1) * (2^M - 1) * N))$ <sup>96</sup>. For example, 1-bit memristors (binary weights) and binary inputs (1-bit) in a  $256 \times m$  crossbar requires at least a resolution of 8-bit to discriminate all output levels. 5-bit memristors with the same vector dimension and binary inputs require a 13-bit ADC, which represents a serious design challenge to preserve energy consumption/area efficiency and thereby requires a careful cost and overhead analysis<sup>149</sup> since all these metrics are strongly linked. For instance, based on refs. 150–152, increasing 1-bit resolution or increasing the throughput by doubling the sampling frequency results in a 4× increase in power consumption (particularly for highly scaled CMOS technology nodes, where the power consumption is usually bounded by the thermal noise<sup>153</sup>). Similarly, cutting the power consumption by half or adding 1-bit resolution comes at the expense of 25% more silicon area. Moreover, ADC can consume up to 70–90% of the on-chip area of the crossbar-based computation unit, including memristive crossbar and peripheral circuits, and up to 80–88% of energy<sup>55,154,155</sup>. In summary, ADCs are commonly the largest and most power-hungry circuit block in a memristive neural network<sup>55,156</sup>. For these reasons, many authors focusing on the optimization of the ITIR memory cell structures have opted for using off-the-shelf integrated circuits, assembled in printed circuit boards<sup>54,85</sup>, as in this way they can avoid the limitations posed by the trade-offs between resolution, area and power of the ADCs. Nonetheless, for full on-chip integration of memristive neural network, the impact of ADC resolution on VMM accuracy needs to be carefully evaluated to identify the lowest ADC resolution (and thereby required Silicon area) while preserving the neural network accuracy<sup>91,92</sup>.

Overall, the choice of ADC architecture depends on the needs of the application and proper system-level design can be very helpful to identify the required ADC performance. As a rule of thumb, ADCs with higher resolutions are slower and less power efficient, whereas the ADCs with a higher sampling frequency have worse energy efficiency and lower resolution. Thereby, if the focus is set on achieving high-resolution (>10-bit) successive approximation register (SAR-ADC, Fig. 11a) or delta-sigma ( $\Delta\Sigma$ -ADC, Fig. 11b) can be utilized as they have small form factors and the best signal-to-noise and distortion ratio (SNDR). Furthermore, SAR-ADC and controlled oscillator-based ADCs (Current-Controlled-Oscillators -CCO, see Fig. 11c- and Voltage-Controlled-Oscillators -VCO, Fig. 11d-) are more suitable to smaller technology node implementations<sup>95,117</sup>. In this regard, and unlike the more commonly used VCO-based ADCs, CCO-based ADCs such as the one proposed by Khaddam-Aljameh et al.<sup>71</sup> (see Fig. 11c) eliminate the need for additional conversion cycles and are amenable to trading off precision with latency. As such, this approach facilitates having one converter per column of the crossbar, thus minimizing the overall latency as no resource sharing will be required. On the contrary, if the focus is set on the sampling frequency (with reading times in the order of 10 ns), low-resolution/high-speed-flash ADC (Fig. 11e) can be applied via time multiplexing to minimize die area as for instance ADCs with at least 8-bit resolution are necessary to achieve high (>90%) classification accuracy in a ResNET50-1.5 ANN used to classify the ImageNET<sup>157</sup> database or in a multi-layer perceptron to classify the breast cancer screening database<sup>57</sup>. This approach requires the use of analogue multiplexers (block 11).


In general, the reduction of ADC overhead is one of the main challenges in memristor-based ANN hardware design. One way to address this problem is approximate computation or using lower precision ADCs than required<sup>96,158</sup>. The other method is sharing a single ADC across several columns or using a single ADC per

crossbar tile<sup>159,160</sup>. However, ADC sharing requires additional multiplexers and sample-and-hold circuits and also increases latency<sup>96</sup> (i.e. more time is required to process each input pattern, thus reducing the throughput of the ANN). In binarized networks, ADC can be replaced by a 1-bit comparator<sup>96</sup> or ADC-like multi-level sense amplifier<sup>158</sup>.

Having introduced the interplay between crossbar size, input vector resolution, memristor's available levels and ADC resolution, and how the ADC resolution impacts the Silicon area, it is worth discussing how these set a constraint for how the memristive ANN will handle input vectors with bipolar (positive and negative) elements. The obvious approach i) is to design the DAC circuits with the capability of providing both positive and negative voltages<sup>161</sup>. This means doubling the number of DAC output levels, and thereby increasing the DAC resolution in 1 bit (with the associated increase in the Silicon area cost as explained in Section Input driving circuits (Block 4)). Nourazar et al suggest in<sup>162</sup> the use of an analogue inverter with low output impedance which is alternatively connected to the DAC output or bypassed based on the sign bit. Nonetheless, increasing the input DACs resolution by 1 bit, also means increasing the output ADCs by 1 bit, as the number of levels to be distinguished doubles. Therefore, not only the system becomes more sensitive and error-prone, but also its power consumption increases exponentially as the resolution of DACs and ADCs increase<sup>163,164</sup>. An alternative to avoid the Silicon area and power consumption is to apply the positive and negative inputs in two separate read phases with unipolar voltages and subtracting the resulting ADC outputs via digital post-processing. This is similar to what the platform ISAAC<sup>160</sup> does, which provides 16-bit signed data to the crossbar in 16 cycles (one bit per cycle) in 2's complement format. Despite being an appealing solution from the cost side, this approach comes with an inevitable reduction of throughput as at least two separate read phase must be employed to complete a single VMM product.

### ANN training and synaptic weight update (Blocks 2, 11-15)

Apart from driving the input and output signals, to perform a fruitful VMM operation, it is fundamental to set the conductance of the memristors in the crossbars to the required values. In the context of ANNs, the process of determining such values is called training or learning, and it can be classified based on i) the nature of the training algorithm, and on ii) how the selected algorithm is implemented. First, regarding the nature of the training algorithm, the typical method of choice for classification problems (as the example discussed here) is supervised learning. Supervised learning is a machine learning approach that is defined by the use of labelled datasets, i.e., the training and test data are paired with the correct label. For the MNIST dataset, this means that an image displaying the number '9' is paired with a tag with the value '9'. By using labelled inputs and outputs, the model can measure its accuracy and learn over time. Other learning approaches include unsupervised learning<sup>165</sup>, semi-supervised learning, adversarial learning and reinforcement learning, but their hardware implementation is much more complex. Note that most of the literature claiming unsupervised learning with memristive devices used software<sup>166</sup>, and we are only aware of a few works<sup>53,116,167</sup>, that demonstrated hardware-based unsupervised learning. Second, and concerning how the learning algorithm is implemented, this could be done ex situ, that is, using an idealized model of the network written in software (blocks 2, 11-14) and writing the synaptic weights to the conductances once the training is finished or in situ, that is, using the memristive ANN to compute the VMM operations (blocks 12-15) and progressively updating the conductance values during the training process. In the following sub-sections the basics of the supervised learning, the difference between ex-situ and in-situ training and the procedure to tune the memristor conductance will be further discussed.




**Fig. 11** | Schematic diagrams of ADC circuits conventionally used in the literature. **a** SAR-ADC, **b**  $\Sigma\Delta$ -ADC, **c** CCO-ADC, **d** VCO-based ADC and **e** Flash ADC.

**Learning algorithm.** During the supervised learning, we compute the output of the ANN when presenting an input vector from the training dataset. Such output is then compared against the label associated to the input vector to determine the network's error. For the case of ANN with  $n^2$  inputs,  $m$  outputs and no hidden layers, such error is a function of the  $n^2m$  synaptic weights of the network ( $\mathbb{R}^{n^2m} \rightarrow \mathbb{R}$ ), often called loss function. In order to reduce the error, the synaptic weights are updated periodically after a number  $z$  of input vectors (images) are presented to the network. Then, the learning procedure can be understood as a multivariate optimization problem, where the

synaptic weights must be adjusted to values that minimize the loss function. To achieve this goal two families of algorithms could be employed: gradient-free and gradient-based algorithms (as shown in Fig. 12a). Gradient-free methods such as the Particle Swarm optimization<sup>168</sup>, Genetic Algorithms<sup>169</sup> and Simulated Annealing<sup>170</sup> algorithms are more demanding from a computational point of view, and hence, they are rarely employed for ANN training, by which they lie beyond the scope of this article.

To understand the basics of the gradient-based algorithms, let us consider an example in which the loss function is a convex bivariate-





**Fig. 12 | Basic concepts of neural network training.** **a** Simplified organization of the most common terms reported in the literature, differentiating between gradient based and gradient free training tools. For the gradient-based tools, we

propose an organization of the algorithms for (i) gradient computation, (ii) optimization and (iii) learning rate. **b** Illustration of the gradient descent method, for a trivial  $2 \times 1$  neural network trained with supervised learning.


function, which describes the error of the output (against the labels) for a small network with only two inputs and one output (and thereby 2 synaptic weights, as presented in Fig. 12b), that is  $\mathbb{R}^2 \rightarrow \mathbb{R}$ . The gradient for such a function indicates, for a random point  $x_1 = (w_1, w_2)$ , the direction in which the loss increases. Using the information provided by the gradient, we can take a step by advancing contrary to the gradient to a new point  $x_2 = (w'_1, w'_2)$  and expect a lower loss. We can then repeat the same action and make a further step in the direction opposite to the gradient for the point  $x_2$  and reach a new point  $x_3 = (w''_1, w''_2)$ . Such a process will continue iteratively until ideally finding that the gradient is 0, or at least lower than a termination criterion. Within the field of supervised training, each of these iterations is called Epoch. At this point (assuming that we managed to avoid the local minima) we would have found the values for  $w_1$  and  $w_2$  that minimizes the loss function. A frequently used loss function for training ANNs is the cross-entropy loss, which is calculated as follows:

$$H = - \sum_i y_i \log(p_i) \tag{13}$$

were  $p_i$  is the probability of each class for a certain input pattern (calculated with the softmax function), and  $y_i$  is 1 only for the class with the highest probability and 0 otherwise. However, when generalizing these concepts to  $\mathbb{R}^{n \times m} \rightarrow \mathbb{R}$ , a plethora of challenges and varieties appear, depending on: i) how the required gradient of the loss function is computed, ii) how the loss function is evaluated, iii) how the direction in which to advance is determined, and iv) what is the size of the step in each iteration (among other factors).

In most ANNs, the gradient of the loss function is normally computed by the backpropagation algorithm<sup>171</sup>. Then the evaluation of the loss function could be done deterministically or stochastically. For a deterministic evaluation, all the samples in the train dataset are presented to the network and the loss is computed as the average loss over all the samples. For the stochastic evaluation, the loss is estimated by presenting one single input vector, which introduces a higher degree of variability but speeds up the training process. Alternatively, the use of batches has been also proposed to help reducing the variability, by computing the loss over a batch of input vectors. In other words, under deterministic evaluation of the loss function and considering the MNIST dataset, every Epoch supposes the presentation of 60,000 images. Instead, during stochastic evaluation, every Epoch may consist in presenting 1 image. Note that for the sake of comprehensiveness, and to provide the most complete overview as possible to potential readers who are not already familiar with the field of deep learning, we list both deterministic and stochastic optimization methods. However, deterministic methods are rarely (if ever) used in modern deep learning frameworks, with stochastic optimizers being the de facto standard for the entire community. The reason for this is the high computational burden involved in sending the entire dataset to compute the gradient.

For each case (deterministic/stochastic) there are different algorithms to determine the optimum direction in which search for the minima based on the information provided by the gradient. These are the so-called optimization algorithms. For the case of deterministic evaluation, common optimization algorithms are the following: (i) Gradient Descent<sup>165</sup> (the simplest one and closest to the previous



**Fig. 13** | *k*-fold cross validation with 10 repeats considering 11 different learning algorithms.<sup>165,172–178</sup> The accuracy obtained in each repeat is plotted against the CPU run-time of the learning algorithm when trained for the MNIST dataset for two different resolutions: **a**  $8 \times 8$  and **b**  $28 \times 28$  px. images. Although the Levenberg-Marquardt algorithm shows the higher mean accuracy, it is also the slowest to converge in our implementation, especially when considering large-size networks,

as those required for classifying the  $28 \times 28$  px. images. As a trade-off between accuracy and learning time, we have considered for the example to be described in later in this article, the Scaled Conjugate Gradient, as the accuracy difference with the Levenberg-Marquardt method is not statistically relevant: i.e., the observed difference might be due to a data fluctuation in the test dataset.

paragraph's explanation) and its variants (Gradient Descent with Momentum<sup>165</sup>), (ii) Newton (analytically complex, as besides the gradient it also requires the Hessian matrix associated of the loss function) and Quasi-Newton methods (which operates over an approximation of the Hessian matrix to simplify the problem computation, as the Broyden–Fletcher–Goldfarb–Shanno Quasi-Newton<sup>172</sup>), (iii) Conjugate Gradient methods (an intermediate between the Gradient descent and the Newton methods which avoids the use of the Hessian matrix and instead makes use of the conjugated direction of the gradient, e.g. Scaled Conjugate Gradient<sup>173</sup>, Conjugate Gradient with Powell-Beale restarts<sup>174</sup>, Fletcher-Powell Conjugate Gradients<sup>175</sup> and Polak-Ribiere Conjugate Gradient<sup>165,175</sup>). Alternatively, other methods are the Levenberg-Marquardt<sup>176</sup> (uses the Jacobian matrix instead of the Hessian Matrix), Resilient Backpropagation<sup>177</sup> and One Step Secant<sup>178</sup>, but these are more demanding from a computational point of view. For stochastic evaluation, the most common optimization algorithms are: the i) Stochastic Gradient Descent<sup>179</sup> (the stochastic equivalent of the Gradient Descent<sup>165</sup> method previously mentioned, assuming that one epoch consists of only 1 training input vector) and Mini-batch Gradient Descent<sup>180</sup> (which is a generalization of the stochastic gradient descent method for Epoch sizes greater than 1 and smaller than the entire dataset) and ii) the Manhattan Update Rule<sup>181</sup> (synaptic weights are updated by increasing or reducing them depending on the gradient direction, but the step is equal for all of them).

The size of the step made in each Epoch to update the synaptic weights is critical because it severely affects the probability of the algorithm to converge, as well as the convergence time, i.e., a large step value will cause the learning not to converge, while small values will result in a sometimes-unacceptable learning time. The simplest approach is to consider a fixed step, although the most advanced learning methods rely in a variable step that is auto-adjusted based on a variety of metrics. In particular, for the case of deterministic evaluation of the loss function the Variable Learning Rate Gradient Descent is often employed<sup>165</sup>, and for stochastic evaluation of the loss function using a mini-batch of images diverse methods have been employed, including Adaptive Gradient Algorithm (or AdaGrad)<sup>182</sup>, Root Mean Square Propagation (or RMSProp)<sup>183</sup>, Adaptive Moment Estimation (or Adam)<sup>184</sup> and Adadelta<sup>185</sup>.

Each training algorithm has different mathematical characteristics, which can severely change the accuracy and computing time. For this reason, before employing any of them to compute the 60,000 images of the MNIST dataset, we conduct a small test (called *k*-fold

cross validation) in which a small number of training images and the accuracy depending on the training algorithm is recorded. As an example, Supplementary Algorithm 2 shows the detailed MATLAB code used for this *k*-fold cross validation using 100 images. The small number of training images is partitioned into *k* groups: *k*-1 groups are effectively used to train the network, while the remaining group is used to validate the training results. Then, this process is repeated *r* times, in each of them using a new set of *k* groups formed by the same small group of images (100 in this example) but shuffled in each repetition. The idea behind this approach is to check whether the trained accuracy depends on the set of data used for the training or not. In this example we divided the 100 images in 5 groups (*k*=5), leading to 80 images for training and 20 for validation (which are different in each repetition), and the accuracy of the ANN was recorded for every repetition (*r*=10 in this example) for each training algorithm. For brevity, we considered only the algorithms for the deterministic evaluation of the cost function provided in the MATLAB Deep Learning toolbox. This implied in total 110 trainings for the 100 images. The result of these tests are reported in Fig. 13a, b, which shows that the Scaled Conjugate Gradient and the Levenberg-Marquardt learning algorithms<sup>176</sup> provide the highest accuracy; however, the first one is much faster, and for this reason it is the one selected for this example. It is also clear from Fig. 13a, that apart from a lower accuracy, the accuracy obtained with Gradient Descent with Momentum is highly dependent on the training and testing datasets. Further details concerning each training algorithm lie beyond the scope of this article, as we focus on the crossbar-based implementation of the ANN.

After the validation, the real training using the 60,000 training images and the 10,000 testing images is conducted using the Scaled Conjugate Gradient algorithm. The MATLAB code employed to train an ANN containing one  $64 \times 10$  Single Layer Perceptron (SLP) ANN – using MNIST images downsized to  $8 \times 8$ – is shown in Supplementary Algorithm 3; the code depicts both the ANN creation and training. The quality of the training process can be evaluated through different figures-of-merit (see definitions in Table 2), which can also be used to define a stopping point for the training procedure. This is critical since if too few iterations are considered during the training phase, the ANN may underfit the training data, and do not properly recognize the input patterns (even during the training phase). On the contrary, excessively training the ANN results in an overfitting of the training data, which although accurately recognizing the training images, reduces the ability of the ANN to correctly recognize unseen input patterns (used during the testing phase).

**Table 2 | List of metrics used for the evaluation of ANNs used for pattern classification**

Metric	Expression	Meaning	Applicability	Examples
Accuracy	$\frac{TP}{Total}$	The ratio of correctly classified patterns respect to the total number of patterns	To quantify the performance of the ANN	N/A
Sensitivity (also called recall)	$\frac{TP}{(TP+FN)}$	Ratio between how much were correctly identified as positive to how much were actually positive	Places where classification of positives are high priority	Security checks in airports
Specificity	$\frac{TN}{(FP+TN)}$	Ratio between how much were correctly classified as negative to how much was actually negative	Places where classification of negatives are high priority	Diagnosing for a health condition before treatment
Precision	$\frac{TP}{(TP+FP)}$	How much were correctly classified as positive out of all positives	N/A	How many of those who we labeled as diabetic are actually diabetic?
F1-score	$2 \frac{precision \cdot recall}{precision + recall}$	It is a measure of performance of the model's classification ability	N/A	F1 score is considered a better indicator of the classifier's performance than the regular accuracy measure
K-coefficient	$\frac{Acc. - random\ Acc.}{100 - random\ Acc.}$	It shows the ratio between the Network accuracy and the random accuracy (in this case, with 10 output classes, the random accuracy would be 10%)	N/A	N/A
Cross-Entropy	$-\sum_{i=1}^n \sum_{j=1}^m y_{ij} \log(p_{ij})$ where, $y_{ij}$ is 1 if sample $i$ belongs to class $j$ and 0 otherwise, and $p_{ij}$ is the probability predicted by the ANN of sample $i$ belonging to class $j$	Difference between the predicted value by the ANN and the true value	N/A	N/A


The main metric considered has been the Accuracy, and the others are added for completion. TP True Positive, TN True Negative, FN False Positive, FP False Negative.

As an example, Fig. 14 shows the metrics for the training obtained from Supplementary Algorithm 3. The most popular figure-of-merit is the inference accuracy (see Fig. 14a), that is the ratio between the number of correctly-classified images, respect to the total number of images presented to the ANN in each iteration (often called epoch). Another popular metric is the confusion matrix (see Fig. 14b), which displays the ability of an ANN to associate each input pattern with its corresponding class (in this example a digit from 0 to 9) and allows to graphically represent the inference accuracy for each possible input. Also, the loss function used for training is a critical metric. One of the most commonly employed loss functions is the Cross-Entropy (see Fig. 14c and Table 2), which can be computed as the difference between the predicted value by the ANN and the true value. Last but not least, other relevant metrics include the Sensitivity (Fig. 14d), Specificity (Fig. 14e), Precision (Fig. 14f), F-1 score (Fig. 14g) and  $\kappa$ -coefficient (Fig. 14h), whose definition is presented in Table 2, in terms of the True Positives (TP, images from class  $k$  classified as members of the class  $k$ ), True Negatives (TN, images which are not members of class  $k$  and that are not classified as class  $k$ ), False Positive (FP, images that do not belong to class  $k$  but are classified as class  $k$ ) and False Negatives (FN, images that do belong to class  $k$ , but are not classified as class  $k$ ). In supervised classification algorithms the cross-entropy metric is used as the loss-function to be minimized during the training phase.

It is important to emphasize that the figures-of-merit generated by the software (MATLAB, Python) code during the training phase until this point have no connection with memristors or crossbar arrays. We note that some articles focused on the fabrication and device-level characterization of one/few memristors<sup>62-70,186,187</sup>, also present some of the figures-of-merit generated by a software-based training ANN process (similar to the ones in Fig. 14) in order to claim that their devices exhibit potential for neuromorphic applications. This is not a recommended practice and should be always avoided, as the models involved in these cases keep little connection with the fabricated devices, leading to unrealistic performance metrics.

**Ex situ versus In situ training.** For ex situ training, the resized  $n \times n$  images are introduced in a software-based ANN with a size  $n^2 \times m$ . The software calculates the synaptic weights that minimize the loss function by applying the selected algorithm (described in the previous Subsection), either for a certain number of Epochs or until the loss function is below a given threshold. Then, the synaptic weights (block 11) are recorded into the memristive crossbar using the Write-Verify approach (block 12-14, described in the following Subsection). Ex situ training has the advantage of requiring little/no circuit overhead to perform quick tests of the classification performance of the network, and has made possible to evaluate the performance of home-made memristive crossbar-arrays<sup>93,188</sup>. Note that in their most simple implementation, the non-idealities of the hardware memristive crossbar notably degrade the accuracy obtained with ex situ trained memristive neural networks. To avoid this loss of accuracy, hardware-aware training methods, in which device non-idealities are incorporated during training have been proposed in the literature<sup>189,190</sup>.

In situ training stores and updates the synaptic weights (block 15) directly in the memristors, and performs computations (for example, forward passes) at the original place where the neural network parameters are stored, which has many advantages. For example, it avoids the need to implement a duplicated system in digital computers, as in ex situ training schemes, which substantially enhances the area/energy efficiency of the system by eliminating the processor-memory bottleneck of digital computers and avoids the mapping process. More importantly, in situ training with backpropagation is capable of self-adaptively adjust the network parameters to minimize the impacts of the inevitable non-idealities of the hardware (such as wire resistance, analogue peripheral asymmetry, non-responsive memristors,



**Fig. 14** | Typical figures-of-merit used to quantify the performance of ANNs intended for pattern recognition. In this case, they are plotted as a function of the training epochs. **a** Accuracy, **b** confusion matrix, **c** Loss function (cross-entropy), **d** Sensitivity, **e** Specificity, **f** Precision, **g** F1-score, **h**  $\kappa$ -coefficient.

conductance drift and variations in the conductance programming) without any prior knowledge of the hardware<sup>54</sup>. However, there are two factors that complexifies the implementation of in situ training. First, devices involved require high resolution to program the weight update accurately and a high endurance due to the frequent SET/RESET operation during training process<sup>191</sup>. Mixed-precision training, which accumulates the weight update in software and only updates the memristor devices when the accumulated value surpasses the programming granularity, can greatly relax requirement for conductance update resolution and endurance and allow software-comparable accuracy to be achieved<sup>192,193</sup>. Second, to fully exploit in situ learning in a practical application, it is necessary not only to perform the VMM in the crossbar, but also to carry out the learning algorithm on-chip. In this regard, the challenge is twofold: On one hand, it has as a prerequisite a high maturity of the memristor technology involved. This means that the memristor stack must be capable of being safely integrated in the back-end-of-line of the CMOS process without compromising the front-end-of-line. This is already a limitation to many research studies in which the stack involves materials and processes that are unfriendly to the typical CMOS stacks. On the other hand, and provided that the previous condition can be met, the development of the necessary on-chip electronics is not straightforward and supposes a major cost for research programs. As such, the trade-off solution is to have the peripheral circuit electronics implemented off-chip with off-the-shelf components. In this way, the impact of the analogue electronics can be assessed more realistically without incurring into prohibitive expenses, leading to a variety of prototypes in which the circuitry needed for the backpropagation are implemented off-chip, an approach here labelled as partial-in situ. This is the case of refs. 54,105,194. In all these works the VMM operation required for the forward pass is performed by the memristor crossbar and the digitalized output vectors recorded by an acquisition printed circuit board. Then the output vector is processed by the training algorithm in software to determine how to update the synaptic weight after each training epoch. Through this partial approach, in situ training of ANN accelerators and feed-forward ANNs were demonstrated from fully-connected neural networks to convolutional neural networks (CNNs), showing improved ability for pattern classification. Despite the learning methods described in the previous Subsection also being valid for

in situ training, the usual practice reported in the literature for this kind of training has been the use of the so-called Manhattan Update Rule<sup>105,194</sup>, or the Stochastic Gradient Descent<sup>54</sup>.

**Weight programming.** The weight programming stage is the process by which the conductance (i.e., weights) of the memristors are updated to either map the ex situ trained weights or by following the specific rules of the learning algorithm for in situ approaches. The weight update process is implemented by applying voltage or current pulses to the memristors (block 13 and 14), following the Write-Verify (or Close Loop Tuning)<sup>194–196</sup>, or the Write-without-Verify (or Open Loop Tuning)<sup>103,107,197,198</sup>. The difference between them is that for the write-verify approach a read pulse is applied in between successive write pulses, to measure the conductance achieved after a write pulse and determine whether the weight update has been completed, or more/higher pulses are required. When the conductance of the memristors in the crossbar require a frequent update, the write-without-verify method is the most appropriate because it preserves the high-speed operation and keeps the hardware overhead to a minimum, at the cost of incurring in a higher writing error. On the contrary, if better controllability of the conductance values is preferred over high-speed operation or if a frequent conductance update is not a major requirement, write-verify has been pointed out as the best option.

The processes by which the memristor conductance is increased and decreased are called potentiation and depression, respectively, and have been observed when applying different sequences of voltage pulses<sup>199–204</sup>. They are associated with the modification of one/few properties of the materials in the memristive device (e.g., position of atoms, phase, polarization, spin, etcetera). A plethora of studies have revised the different switching mechanisms of memristive devices<sup>205–212</sup>, therefore we will not further dig into this issue. But the important thing from an ANN point of view is that the conductance change during the potentiation and depression processes is in most cases nonlinear. Introducing nonidentical pulses can help to reduce non-linearity, and some studies reached near-linear and symmetric potentiation and depression process by applying incremental positive pulses and decremental negative pulses, respectively<sup>213</sup>. In the 1T1R architecture, the third terminal (i.e., the gate of the transistor) offers higher controllability in tuning the conductance of the memristor<sup>54</sup>.

However, using a variable pulse scheme usually requires a write-verify approach to first identify the conductance state and then apply the correct pulse scheme to the device, or storing externally the pulse amplitudes to apply to each weight. For this reason, these approaches have been demonstrated mostly for the weight update of isolated devices, with just a few examples of on-chip integrated approaches<sup>214</sup>. Also, both options inevitably increases the complexity of the peripheral circuits as well as the latency and energy likely making the in situ weight update with variable pulse schemes just as inefficient as doing it externally in digital. Thereby, only approaches where identical pulses are applied to devices are used when designing neuromorphic circuits aiming to be energy efficiency. Yet, even the conventional Write-Verify pose a great exigence on the current measuring block, which must be accurate both for measuring the current through a single device (during the weight update phase) as well as through the entire column (during inference). In this regard, a promising new approach has been recently proposed by Büchel et al.<sup>215</sup>, aiming to further optimize the Write-Verify method. In this variant, instead of updating each weight with the goal of reaching a given conductance target, the weights are updated in order to minimize the error of the VMM product. As such, the design requirements for the current measuring circuits are less exigent.

### Fabrication/integration of the ANN chip

Crossbar arrays of two-terminal metal/insulator/metal (MIM) memristive devices can be fabricated easily using standard lithography and deposition techniques; this has been readily achieved by multiple groups<sup>57,64,68–70,85,93,105,216,217</sup>. Some groups prefer to incorporate a transistor in series to each MIM cell to obtain a better control over the currents through the device (i.e., improve conductance controllability and minimize sneak path currents)<sup>53–55,60,61,102,113,167,194,218–222</sup>. A common practice is to fabricate the transistors in a company and mount the MIM cells on top of the transistors in-house on the as-received wafer (after the removal of the passivation film or native oxide, so that the terminals of the transistor can be reached)<sup>48,57,219</sup>.

The crossbar (block 5 in Fig. 2) is then integrated in the ANN by connecting each one of its inputs to a DAC (block 4, to apply the analogue voltage that represents the brightness or colour of each pixel of the image), and each one of its outputs to a TIA (block 6, to convert the output current into voltage); then, the analogue voltage output of the TIA is feed to the block that implements the activation function (block 7) and softargmax() function (block 8). To fully exploit the advantages of the crossbar array of memristors, the best scenario would be to fully integrate the CMOS blocks (DAC, TIA, ADC) on-chip. However, to avoid slow and expensive microchip fabrication (i.e., tape outs), most groups prefer to build the CMOS blocks off-chip. In the following lines we list the most common strategies followed for the hardware-implementation of memristive ANNs, from the most rudimentary up to the most complex:

The most elementary approach is a sequential (row-by-row) analogue multiplication with binary inputs<sup>194</sup>, which does not perform an analogue VMM operation because, despite the multiplication operation is done in each memristor, the accumulation is performed by external circuitry. Then, analogue VMM has been demonstrated both for binary inputs and weights<sup>218–220</sup>, as well as for binary inputs and analogue/multilevel weights<sup>60,85,105,217</sup>. In both cases, the circuit complexity is slightly reduced by avoiding the use of DACs in the inputs of the crossbar. Advantages specific to each case are for the case of binary weights a simpler and more reliable conductance adjustment, and for analogue/multilevel weights a higher number of bits per synapse. However, in both cases the possible input voltages are only 0 or  $V_{\text{READ}}$ , meaning that it can only work with two colours per pixel (i.e., black/white images). The use of analogue/multi-level input signals is beneficial to process images with more colours per pixel, but it sets the requirement of a DAC for each wordline. When the number of levels of

the input signal increases, so does it the complexity of the DAC circuit (and with it, its power consumption and area). The most common approach in this contest is the use of an Off-the-shelf, external DAC to drive the analogue inputs<sup>54,55,102,222</sup>, which are integrated with the rest of the circuit (i.e. the memristor crossbar) in printed circuit boards. For truly full-hardware, full-analogue VMM approaches, it is necessary to integrate on the same silicon chip the DAC, ADCs and memristor crossbar. This is usually limited by the area requirements of these two analogue blocks. A cost-effective recurrent solution has been to use a smaller number of DACs and share them among different rows by adding a layer of analogue multiplexors between the DACs and the wordline inputs<sup>93,95,221</sup>. With this approach (which we could refer to as On-chip time-multiplexed analogue input – Analogue/Multilevel weights), a given VMM operation is divided in  $n$  different sub-VMM operations and the partial results of each of them are added up at the end, saving area and power at the cost of throughput reduction. Finally, the most advanced prototypes exploit the time-encoding scheme, which simplifies the DAC design and allows one DAC per channel, without losing resolution of the input vector<sup>57,71,167</sup>. We label this case as On-chip multi-bit input – Analogue/Multilevel weights. In Table 3, we present a brief comparison between the most advanced hybrid RRAM/CMOS ANNs architectures and the Fully-CMOS versions commercially available. As shown, they achieve a similar performance in terms of throughput, but sometimes the hybrid RRAM/CMOS architectures are still limited by the large area consumption of the ADC circuits.

For all cases, the performance (defined in terms of accuracy, operations per second, power consumption, and area requirements) is limited by the electrical characteristics of the memristor devices (non-idealities such as sneak-path effect, noise, line resistance which are further discussed later in the article) and the available CMOS peripheral circuitry. To maximize the achievable performance with a given memristor technology is critical to select adequate peripheral circuits (described in Section Structure of memristor-based ANNs). Since the design and further tape-out (i.e., fabrication) of custom CMOS ASICs is time-consuming and expensive, it is imperative to keep the number of design-fabrication-measurement cycles to a minimum. To meet this goal, chip designers rely on simulators, which are capable of providing an estimation of the integrated circuit performance and even spot possible design troubles even before the tape-out phase.

### Simulation of memristive ANNs

Simulators are an essential tool used from low-level device modelling to high-level system exploration. Figure 15 illustrates the five major abstraction levels on which simulations are used, whereas Table 4 presents a comprehensive list of the software considered in the literature for ANN and memristive ANN simulation. In general, the trade-offs between the simulation speed and the accuracy (i.e., how close the electrical simulation resembles the real measurements of the circuit) of the simulated results have to be considered. On one hand, simulations on the neural network level require a high performance due to the vast amount of operations (e.g., VMM, pattern flattening, activation functions) and, hence, it is not optimized in terms of simulation accuracy. On the other hand, simulations conducted on the device level have to compute accurate physical models to mimic the behaviour of the devices, which slows down the simulation speed. In the following paragraphs we briefly summarize some of the main simulators developed ad hoc for the simulation of ANNs at different abstraction levels.


#### Neural Network level simulation

The highest abstraction level in neural network simulation is comprised by the conventional machine learning tools such as the open source PyTorch<sup>223</sup> (originally developed by Meta AI) and TensorFlow<sup>224</sup> (proposed at Google Brain) frameworks, widely used in computer

**Table 3 | Performance comparison (throughput - Tera Operations per Second, TOPS-, Density and Efficiency) between hybrid CMOS/Hybrid prototypes and full-CMOS neuromorphic accelerators**

Exp./Sim	Type	Process (nm)	Activation resolution	Weight resolution	Clock speed	Benchmarked workload	Weight storage	R <sub>high</sub>	R <sub>low</sub>	Array size	ADC type	Throughput (TOPS)	Density (TOPS per mm <sup>2</sup> )	Efficiency (TOPS per W)
NVIDIA T4 <sup>277</sup>	Exp.	Full-CMOS	12	8-bit int	8-bit int	2.6 GHz	ResNet-50 (batch = 128)	--	--	--	--	22.2, 130 (peak)	0.04, 0.24 (peak)	0.32
Google TPU v1 <sup>19</sup>	Exp.	Full-CMOS	28	8-bit int	8-bit int	700 MHz	MLPs, LSTMs, CNNs	--	--	--	--	21.4, 92 (peak)	0.06, 0.28 (peak)	2.3 (peak)
Habana Goya HL-1000 <sup>78</sup>	Exp.	Full-CMOS	16	16-bit int	16-bit int	2.1 GHz (CPU)	ResNet-50 (batch = 10)	--	--	--	--	63.1	--	0.61
DaDianNao <sup>79</sup>	Sim.	Full-CMOS	28	16-bit fixed-pt.	16-bit fixed-pt.	606 MHz	Peak performance	--	--	--	--	5.58	0.08	0.35
UNPU <sup>80</sup>	Exp.	Full-CMOS	65	16 bits	1 bit	200 MHz	Peak performance	--	--	--	--	7.37	0.46	50.6
Reference mixed-signal <sup>81</sup>	Exp.	Full-CMOS	28	1 bit	1 bit	10 MHz	Binary CNN (CIFAR-10)	--	--	--	--	0.478	0.1	532
ISAAC <sup>60</sup>	Exp.	RRAM-CMOS	32	16 bits	16 bits	1.2 GHz	Peak performance	ReRAM (8x2-bit)	-2 M	128x128	SAR (8-bit)	41.3	0.48	0.63
Newton <sup>82</sup>	Exp.	RRAM-CMOS	32	16 bits	16 bits	1.2 GHz	Peak performance	ReRAM (8x2-bit)	-2 M	128x128	SAR (8-bit)	--	0.68	0.92
PUMA <sup>54</sup>	Exp.	RRAM-CMOS	32	16 bits	16 bits	1.0 GHz	Peak performance	ReRAM (8x2-bit)	1 M	128x128	SAR	26.2	0.29	0.42
PRIME <sup>25</sup>	Sim.	RRAM-CMOS	65	6 bits	8 bits	3.0 GHz (CPU)	--	ReRAM	20 k	256x256	Ramp (6-bit)	--	--	--
Memristive Boltzmann machine <sup>83</sup>	Sim.	RRAM-CMOS	22	32 bits	32 bits	3.2 GHz (CPU)	--	ReRAM	1.1 G	512x512	SAR	--	--	--
3D-aCortex <sup>83</sup>	Exp.	RRAM-CMOS	55	4 bits	4 bits	1.0 GHz	GNMT	NAND flash	--	64x128	Temporal to digital (4-bit)	10.7	0.58	70.4
Analog-AI Using Dense 2-D Mesh <sup>84</sup>	Sim	RRAM-CMOS	14	8 bits	Analogue	1.0 GHz	RNN/LSTM	PCM	No data	512x512	Current controlled oscillator based	376.7	No data	65.6

Adapted from with permission under CC BY 4.0 license from ref. 276.



**Fig. 15 | Schematic representation of the trade-off between simulation speed and accuracy across the different tools reported in the literature for memristive ANNs evaluation.** For each case, we list the main programming languages involved and some examples.

vision and natural language processing. Both are Python libraries highly optimized to exploit GPUs and CPUs for deep learning tasks. These simulators allow training and developing complex neural network architectures (e.g., CNNs architectures such as the VGG and AlexNET or Recurrent Neural Networks - RNN). Although extremely popular, these simulators provide no link at all with memristive or CMOS devices, as in both cases the magnitudes involved are non-dimensional and the synaptic connections are represented by loosely constrained numerical values.

A common workaround to partially solve these limitations, particularly for the case of Spiking Neural Networks (a particular kind of ANNs where the input vector is codified in terms of firing rate or timing instead of voltage amplitudes), has been the use of biology-oriented simulators. Among them, Brian2<sup>225</sup> written in Python can be easily executed on a CPU or GPU while implementing a wide variety of neurons, input encoding methods and several learning methods such as Spike-Timing Dependent Plasticity (STDP). Taken all this into account and considering that the focus of Brian2 is on flexibility and ease of use rather than performance, it only supports simulations running on a single machine. An alternative simulator that maintains all these features while also providing support for distributed simulations across a cluster is the NEST simulator<sup>226</sup>. Another alternative to Brian2 capable of providing better performance at the cost of a lower fidelity to the real biological model is the BindsNET simulator<sup>227</sup>, a Python library built on top of PyTorch<sup>223</sup>. Apart from supporting CPU/GPU operation and accounting for a wide variety of neurons, input encoding methods and several learning methods (such as STDP), BindNET can be used on multiple hardware platforms like: ASIC, FPGA, Digital Signal Processing (DSP) or Advanced RISC Machine (ARM) based platforms.

Another interesting approach proposed in the literature is the addition of custom modules into the TensorFlow or PyTorch neural network models, which are responsible of capturing the non-idealities induced by the use of memristors. This approach could be treated as a sub-category within this group, which accounts for hardware calibrated device models. Within this group, we found for instance the DL-RSIM simulator, proposed by Lin et al.<sup>228</sup>, which simulates the error rates of every sum-of-products computation in memristor-based accelerators externally, and injects the errors in targeted TensorFlow-based neural network models. The same philosophy was

adopted by Sun et al.<sup>229</sup>, placing special emphasis on the effect of the non-linear and quantized nature of the synaptic weight update. Since both cases consider TensorFlow for the simulator implementation, they offer support for pre-trained DNN conversion, GPU-accelerated inference and parameter mapping. However, the negative side is that these are rather closed pieces of software, which has been partially solved by Ma et al.<sup>230</sup> and Yuan et al.<sup>231</sup>, by using PyTorch instead of TensorFlow, focusing in this case on the weight pruning and quantization effects. Also, the IBM Analog Hardware Acceleration Kit proposed by IBM<sup>232</sup> could be listed within this group. This framework simulates neural networks with hardware-calibrated device models and circuit nonidealities. However, it provides only accuracy estimates using hardware-calibrated noise models and lacks the cycle-accurate simulations of runtime or energy. A final example (although other cases exist) is the NeuroSim<sup>91</sup>. This simulator can account for the characteristics of the memory type, non-ideal device parameters, transistor technology node, network topology, array size and the training dataset by mapping ANN models onto tile resources, and scheduling the full workload execution, from which it reports hardware aware accuracy metrics. Although it also reports other system parameters such as area, latency and dynamic energy consumption these are obtained by analytical estimations and not cycle-accurate simulations. All in all, these toolkits are very useful for an early-stage estimation of the learning accuracy in run-time.


### System-level simulation

The highest abstraction level that keeps some degree of connection with the hardware implementation of the neural network is the System Level simulation, which can be thought as a particular case of Transaction Level Modelling (TLM). In TLM the details of communication among computation components are separated from the physical mechanisms governing those components. Communication is modelled by channels, while transaction requests take place by calling interface functions of these channel models. Unnecessary details of communication and computation are hidden in a TLM and may be added later (see the following Sub-Section Architecture level simulation). This can be greatly exploited when using TLM for top-down approaches that start the design from the system behaviour representing the design's functionality; then, generate a simplified system architecture from the behaviour, and gradually reaches the

**Table 4 | Summary of reported simulation frameworks for the study of memristive hardware neural networks**

Simulation Framework	Year	Platform	Training	Simulation type	Open Source	Type of ANN	Compatible dev.	Energy	Accuracy	Power	Latency	Variability	R <sub>L</sub>	C <sub>L</sub>	CMOS	GPU
Tensorflow <sup>24</sup>	2015	Python	Yes	Neural network	Yes	MLP, CNN	No dev.	No	Yes	No	No	Yes	No	No	No	Yes
Pytorch <sup>23</sup>	2017	Python	Yes	Neural network	Yes	MLP, CNN	No dev.	No	Yes	No	No	Yes	No	No	No	Yes
NEURON <sup>385</sup>	2006	Python	Yes	Neural network	Yes	SNN	No dev.	No	Yes	No	No	Yes	No	No	No	Yes
Brian2 <sup>225</sup>	2019	Python	Yes	Neural network	Yes	SNN	No dev.	No	Yes	No	No	Yes	No	No	No	Yes
NEST <sup>226</sup>	2007	Python	Yes	Neural network	Yes	SNN	No dev.	No	Yes	No	No	Yes	No	No	No	Yes
BindsNET <sup>227</sup>	2018	Python	Yes	Neural network	Yes	SNN	No dev.	No	Yes	No	No	Yes	No	No	No	Yes
Memtorch <sup>286</sup>	2020	Python, C++, CUDA	No	Neurila network	Yes	CNN	RRAM	No	Yes	No	No	Yes	No	No	No	Yes
NVM/Main <sup>236,239</sup>	2015	C++	No	Architecture	Yes	Memory	RRAM	Yes	No	Yes	Yes	No	No	No	No	Yes
PUMA <sup>154</sup>	2019	C++	No	Architecture	No	MLP, CNN	RRAM	Yes	Yes	Yes	Yes	No	No	No	Yes	Yes
RAPIDNN <sup>247</sup>	2018	C++	No	Architecture	No	MLP, CNN	RRAM	Yes	Yes	Yes	Yes	Yes	No	No	Yes	No
DL-RSIM <sup>228</sup>	2018	Python	No	Architecture	No	MLP, CNN	RRAM	No	Yes	No	No	Yes	No	No	No	Yes
PipeLayer <sup>246</sup>	2017	C++	Yes	Architecture	No	CNN	RRAM	Yes	Yes	Yes	Yes	No	No	No	No	No
Tiny but Accurate <sup>230</sup>	2019	MATLAB	No	Architecture	Yes	CNN, ResNET	RRAM	Yes	Yes	Yes	No	No	No	No	No	No
Yuan et al. <sup>231</sup>	2019	C++, MATLAB	Yes	Architecture	Yes	No data	RRAM	No	Yes	Yes	No	No	No	No	No	Yes
Sun et al. <sup>229</sup>	2019	Python	Yes	Architecture	No	MLP	PCM, STT-RAM, ReRAM, SRAM, FeFET	Yes	Yes	Yes	No	Yes	No	No	No	No
A. Chen <sup>248</sup>	2013	MATLAB	No	Circuit	Yes	MLP	RRAM	No	No	Yes	No	Yes	Yes	No	No	No
CIM-SIM <sup>242</sup>	2019	SystemC (C++)	No	Architecture	Yes	SLP	RRAM	No	No	No	No	No	No	No	No	No
MNSIM <sup>240,241</sup>	2018	Python	No	Architecture	Yes	CNN	RRAM	Yes	No	Yes	Yes	Yes	No	No	No	Yes
NVSIM <sup>245</sup>	2012	C++	No	Circuitual	Yes	Memory	PCM, STT-RAM, ReRAM, Flash	Yes	No	Yes	Yes	No	No	No	No	No
CrossSIM <sup>287</sup>	2017	Python	No data	Circuitual	Yes	No data	PCM, ReRAM, Flash	No	Yes	No	No	Yes	Yes	No	No	Yes
NeuroSIM <sup>91</sup>	2022	Python, C++	Yes	Circuitual	Yes	MLP, CNN	PCM, STT-RAM, ReRAM, SRAM, FeFET	Yes	Yes	Yes	No	Yes	No	No	No	Yes
NVM-SPICE <sup>252</sup>	2012	Not specified	No	Circuitual	No	SLP	RRAM	Yes	No	Yes	Yes	Yes	No	No	Yes	No
IBM Analog Hardware Acceleration Kit <sup>232</sup>	2021	Python, C++, CUDA	Yes	Neural network	Yes	MLP, CNN, LSTM	PCM	No	Yes	No	No	Yes	No	No	No	Yes
Fritscher et al. <sup>256</sup>	2019	Mixed (VHDL, Verilog, SPICE)	No	Circuitual	No	MLP	PCM, STT-RAM, ReRAM, SRAM, FeFET	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Aguirre et al. <sup>253</sup>	2020	Mixed (Python, MATLAB, SPICE)	No	Circuitual	No	MLP	PCM, STT-RAM, ReRAM, SRAM, FeFET	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes





**Fig. 16 | Detail of the different stages of the transaction level modelling, with the addition of the Neural Network and transistor (circuit) level simulation.** Modelling approaches are arranged based on how accurately (untimed, approximate, cycle-accurate) the timing of the computation and communication aspects are captured. Transaction level models then expand from B to G, with B being the specification models (which uses considers the communication and computation to be untimed) and G the implementation models (which considers both cycle-accurate timing for both computation and communication). As we approach B, the model can be regarded as a System Level Simulation, while if it approaches G, it is regarded as an architecture-level simulation. Outside this group, we find those models simulated in Python or similar tools which focus on the network topology (A) and the circuital models which materializes the implementation models (G) in the transistor or register transfer level.

implementation model by adding implementation details. It is precisely this capability of customizing the representation detail of the connections and computation cores that enables high throughput performance (always at the cost of decreasing accuracy and the connection with the physical mechanisms governing the response of the memristors). Although not limited to, conventional programming platforms for System Level Simulation/Transaction Level Modelling include SystemC<sup>233</sup> and SpecC<sup>234</sup>.

Examples of this simulation abstraction level include the work by Lee et al.<sup>235</sup>, which introduced a cycle-accurate system simulator to model hardware-implemented spiking neural networks. These networks follow a hierarchical structure that conceives the computing-in-memory system as an interconnection of neuromorphic cores or tiles, each of these ultimately created by the joint assembly of crossbar modules. The crossbar representation offers the ability of mimicking the non-ideal effects of actual RRAM devices which includes non-linear RRAM effects like stuck-at-faults (SAFs), write variability, and random telegraph noise (RTN). It is worth to remark that to efficiently connect the tiles, a customizable network on chip (NoC) is used, which together with the crossbar module description, allows for high flexibility and configurability.

Compared to ref. 235, the simulator of BanaGozar et al.<sup>236</sup> focuses on the system integration of neuromorphic computing systems. Hence, the authors implemented a micro-instruction set architecture to control and operate the analogue as well as the digital components of the system. In general, the simulator follows a similar hierarchical structure as in ref. 235 by implementing computing in memory (CIM) tiles. These tiles are composed of a memristive

memory crossbar, analogue/digital converters, digital input modulators and sample and hold stages. Furthermore, each tile has a dedicated controller orchestrating the components responsible for driving the computation.

### Architecture-level simulation

Given their customization capabilities, TLM can be divided into different categories as indicated by Gai et al.<sup>237</sup> (see Fig. 16). Specification models (B) are those with the lowest degree of detail and lie closer to the neural network models (A) described previously. On the opposite corner, the Implementation Models (G) are the step immediately before the Circuital models (H) designed at the transistor level. As TLM approaches the stage of implementation models, they are also referred to as Register-Transfer Level (RTL) Models and embody what is sometimes called Architecture-Level Simulation. In other words, Architecture-Level Simulation can be considered as a sub-type of TLM with a higher detail regarding the communication and computation interfaces. Also, as the detail level increases, the programming language migrates from SpecC and systemC (used for system-level simulations) to Hardware-Description related languages, such as Verilog, Verilog-A or HDL, and even a combination of programming languages such as C++, CUDA, MATLAB and Python to simulate the behaviour of memristive devices during inference.

Emerging non-volatile memory simulators NVMain<sup>238</sup> (and its successor, NVMain 2.0<sup>239</sup>) were proposed by Poremba et al., as an example of architecture-level, highly flexible, user-friendly main memory simulators. Although NVMain 2.0 allows to estimate energy consumption metrics based on the results of circuit-level simulations, it has limitations. Since it focuses on memory-oriented simulations of emerging non-volatile structures it does not support the inclusion of the peripheral circuitry that would be necessary to model compute-in-memory architectures. To overcome this challenge, Xia et al.<sup>240</sup> presented MNSIM and Zhu et al. presented the successor MNSIM 2.0<sup>241</sup>. The simulator uses a behavioural model to estimate the worst case and average accuracy which significantly improves the performance of the simulation. Since memristive devices show a non-linear I-V characteristic, the behavioural model interpolates the physical characteristic with a linear function to reduce the computational effort. As a result, the performance is increased. MNSIM<sup>240,241</sup>, proposes a hierarchical structure for memristor-based neuromorphic computing accelerators, with interfaces for customization. Other architectural-level simulators proposed in the literature and following a very similar approach include CIM-SIM<sup>242</sup> and XB-SIM<sup>243</sup>.

Going deeper into details, the MNEMOSENE simulator<sup>244</sup> adds cycle-accurate capabilities to tile-level simulations by actually executing in-memory instructions (in the context of Fig. 16, this could be interpreted as an Implementation Model, indicated by sphere G). It also allows the user to track all the control signals and the content of crossbar/registers, and due to the modular programming of the simulator, the user can easily investigate different memristor technologies, circuit designs, and more advanced crossbar modelling (e.g., considering read/write variability). Then, moving forward with the path toward the most accurate memristive neural network simulators, the PUMASim proposed by Ankit et al.<sup>154</sup> uses Verilog HDL to model the tiles and cores at the Register Transfer Level, which allows them to be mapped into a 45 nm Silicon-on-Insulator CMOS process for area estimation. Until this point, and regardless of their level of detail (System Level or Architecture Level) simulators could be framed between the cases described by nodes B-G from Fig. 16. The final step is to describe each of the constituting blocks in term of the required electrical devices, i.e., transistors and memristors.

### Circuit level simulation

To deal with neuro-inspired computing on the circuit-level, Dong et al.<sup>245</sup> proposed NVSim which represents a simulator for emerging

non-volatile memories like STT-RAM, PCRAM and ReRAM structures. This allows: i) estimation of access time, access energy and silicon area, ii) Design-Space exploration, and iii) optimization of the chip for one specific design metric. However, and similarly to NVMain<sup>238</sup>, NVSim focuses mostly on modelling non-volatile memory structures rather than in compute-in-memory units. Alternatives to overcome this limitation have been proposed, as for instance the simulator developed by Song et al.<sup>246</sup> to evaluate their PipeLayer architecture, which considers highly parallel designs based on the notion of parallelism granularity and weight replication. This simulator is based on NVSim and provides a high-level functionality to cover the requirements for computer-in-memory simulations. This is also the case of the RAPIDNN<sup>247</sup> which relies on H-SPICE and Nvsim simulations to evaluate the energy consumption and performance. Another alternative for circuit-level simulation has been largely covered in the literature when aiming to simulate simple crossbar structures of the 1R kind. This methodology initially reported by Chen<sup>248</sup>, and then further exploited in refs. 249–251, describes the electrical behaviour crossbar structure by its associated mathematical representation, as a system of coupled equations.

Although both previously described methods can tackle the challenge of circuit-level simulation of memristor devices (the second one in fact only for DC quasi-static signals) they fail to account for hybrid CMOS-memristor structures. For this scenario, it is crucial to consider simulators capable of dealing with industry-standard CMOS models, preferably at the SPICE level and if not, at least at the RTL level. This is the case of the work by Fei et al.<sup>252</sup>, although their proposed simulation tool was not evaluated for hybrid CMOS-memristor neural networks. In this regard, in our previous work<sup>253</sup> we proposed a simulation routine which, from a set of given parameters (e.g., network size, memristor electrical characteristics and non-idealities, interconnections), creates a pre-trained hybrid CMOS-memristive neural network described as a SPICE netlist (i.e., a text file that describes the circuit). This procedure was successfully used to evaluate the accuracy, power dissipation, latency and other figures-of-merit of hardware-based neural networks during inference<sup>250,253</sup>. It also allows to study in detail the weight update process<sup>254</sup> and the mitigation of stuck-at-faults<sup>255</sup>. To speed up the simulation process, we rely for this implementation in the FastSPICE simulator from the Synopsys Design Suite, although it is perfectly compatible with standard H-SPICE. A similar path was followed by Fritscher et al.<sup>256</sup> but considering the Cadence Design Suite. A very interesting characteristic is that the environment combines the analogue circuit simulator Cadence Spectre with the Cadence Incisive, a system-level simulator, to model a complete system from the device to the system level in a very comprehensive manner. As a final remark, to fully cover Fig. 15, device-level-simulators like Ginestra<sup>257</sup> or T-CAD<sup>258</sup> are intended for physics-based simulations at the atomic level of a single device, and its output is then further used for fine-tuning the compact models used in SPICE simulations.

### Software-hardware co-design and hardware-aware neural architecture search

Software-hardware co-design tool chain implies the optimization of all components involved in the hardware implementation of neural networks, including the memristive device performance, circuit blocks, architecture hierarchy and communication between the blocks. There is a lack of an efficient commercial tool for software-hardware co-design, as device-level simulators do not consider architecture-level and communication on the chip, while architecture-level simulators lack the consideration of realistic device properties<sup>159</sup>.

In addition to hardware-level design considerations, the software-related design parameters selected for the neural network can also affect the hardware performance. These software-related design parameters include the number of neurons and layers in the network, the sizes of convolution kernels, activation functions, etc. For example,

memristor-related non-idealities can be mitigated by optimizing the software-related design parameters for the neural network<sup>259</sup>. Reference 260 shows that neural network design parameters can be optimized to reduce the effects of conductance variations and conductance drift in memristors without compromising performance accuracy. Therefore, it is important to optimize both software and hardware parameters together to achieve high-performance accuracy and hardware efficiency of memristor-based neural network hardware and mitigate device non-idealities.

Such optimization lies within the domain of hardware-aware neural architecture search, which optimizes the design parameters of the neural network considering hardware feedback<sup>261–264</sup>, or in some cases, searches for the optimum hardware parameters<sup>265,266</sup>. For example, an optimum crossbar size<sup>266</sup>, ADC/DAC resolution, and device precision<sup>265</sup> can be searched along with the software-related parameters of the neural network. References 263,264, take memristor device variations into consideration when searching for the optimum software-related neural network parameters. The design parameters search can be performed using reinforcement learning<sup>264,266</sup>, evolutionary algorithms<sup>259,260,263,265</sup>, or differential methods<sup>261</sup>. Hardware-aware neural architecture search is a promising approach to automate the software-hardware co-design of memristor-based neural networks.

### Example of memristive ANN analysis

To evaluate the feasibility of a memristive device (implemented in crossbar arrays) for image classification, we have developed a procedure for creating and simulating a single-layer perceptron (SLP)<sup>57</sup>. This neural network type is simpler than those considered in other more complex memristive ANNs, e.g. Multi-layer Perceptron (MLP)<sup>54,196,267</sup>, Convolutional Neural Networks (CNNs)<sup>268</sup>, Spiking Neural Networks (SNNs)<sup>269</sup>, among others (see Table 5). However, it allows studying and clarifying the limitations of ANNs caused by parasitic effects and non-idealities occurring in the synaptic layers implemented with crossbar arrays of memristive devices. Such effects include the impact of the non-negligible resistance of the line interconnections, the finite resistance window ( $R_{LRS}/R_{HRS}$ ), the Signal-to-Noise ratio (SNR), the synaptic weight variability, and the inference latency, among others. The procedures here presented are valid regardless of the memory cell considered (1T1R or 1R). The presented procedure can be extended for MLPs relatively easily; in such case, the circuit generation phase is repeated as many times as layers have the MLP.

For the sake of simplicity, *ex situ* supervised learning will be considered here. Once trained, the synaptic weights calculated by this software-based SLP are converted to conductance values which are then implemented with memristors (i.e., the conductance of each memristor is programmed to the values calculated by the software). The recognition of patterns from the MNIST<sup>86</sup> dataset is considered for benchmarking. The workflow is summarized in the chart depicted in Supplementary Fig. 9. The overall process can be split into two parts: the first one comprises a set of MATLAB subroutines for creating, training, and writing the SPICE netlist for a SLP, while the second part relates to the SPICE simulation of the proposed circuit during the classification phase.

### Translation of the synaptic weights from the Software based ANN to conductance values

There are two possible ways to set each of the memristors placed in the crossbars to its corresponding conductance value from the  $\mathbf{G}_M^+$  and  $\mathbf{G}_M^-$  matrices. One is to simulate the programming phase, during which the required conductance in each device is achieved by the application of a train of pulses of controlled amplitude and width while monitoring the progressive increase in the device conductance until meeting a target. However, this process is very demanding in terms of simulation resources specially for large networks. Another possibility is to use a memristor compact model and estimate the value of the state variable

**Table 5 | Comparison of the accuracies obtained with different memristor-based neural network types and learning algorithms, both from simulation and experimental approaches**

Neural Network type	Learning algorithm	Database	Size	Training	Accuracy		Platform	Ref.
					(Sim.)	(Exp.)		
Single-Layer Perceptron (SLP)	Backpropagation (Scaled Conjugate Gradient)	MNIST ( $n \times n$ px.)	1 layer ( $n^2 \times 10$ )	Ex-situ	~91%		SPICE sim. QMM model	253
		Manhattan update rule	Custom pattern	1 layer ( $10 \times 3$ )	In-situ	ND	Exp.(TaO <sub>x</sub> /Al <sub>2</sub> O <sub>3</sub> )	105
		Yale-Face	1 layer ( $320 \times 3$ )	In-situ	~91.7%		Exp. (TaO <sub>x</sub> )	194
Multi-Layer Perceptron (MLP)	Backpropagation (Stochastic Gradient Descent)	MNIST ( $8 \times 8$ px)	2 layers ( $64 \times 54 \times 10$ )	In-situ	~91.7%	~91.7%	Exp. (HfO <sub>2</sub> )	54
	Backpropagation (Scaled Conjugate Gradient)	MNIST ( $n \times n$ px.)	k layers ( $n^2 \times m \times \dots \times k \times 10$ )	Ex-situ	~96%		SPICE sim. QMM model	253
	Backpropagation	MNIST ( $14 \times 14$ px)	2 layers ( $196 \times 20 \times 10$ )	Ex-situ	~92%	~82.3%	Software/ Exp. (HfO <sub>2</sub> )	196
		MNIST ( $22 \times 24$ px)	2 layers ( $528 \times 250 \times \dots \times 125 \times 10$ )	In-situ	~83%	~81%	Software/ Exp. (PCM)	267
		MNIST ( $28 \times 28$ px)	2 layers ( $784 \times 100 \times \dots \times 10$ )	Ex-situ	~97%		Software (Python)	288
	Sign-Backpropagation	MNIST ( $28 \times 28$ px)	2 layer ( $784 \times 300 \times \dots \times 10$ )	In-situ	~94.5%		Software (MATLAB)	289
Convolutional Neural Network (CNN)	Backpropagation	MNIST ( $28 \times 28$ px)	2 layer (1st Conv., 2nd FC)	In-situ	~94%		Software	268
Spiking Neural Network (SNN)	Spike Timing Dependent Plasticity (Unsupervised)	MNIST ( $28 \times 28$ px)	2 layer ( $784 \times 300 \times \dots \times 10$ )	In-situ	~93.5%		Software (C+ Xnet)	269

Note that in all cases the synaptic layers are implemented with CPAs and simulations are performed without having into account the line parasitics or realistic memristor models. Given that the CPA is a building block in these complex neural networks, realistic SPICE simulations of the CPA are still required.

in the Memory Equation that leads to the target conductance. For the case of the Quasi-static Memdiode Model (QMM) considered in refs. 250,253, this is done by adjusting the control parameter  $\lambda$  that runs between 0 (HRS) and 1 (LRS). The required value of  $\lambda$  is obtained by solving Eq. 14:

$$I = \text{sgn}(V) \left\{ \frac{W \left( \alpha R_S I_0(\lambda) e^{\alpha(\text{abs}(V) + R_S I_0(\lambda))} \right)}{\alpha R_S} - I_0(\lambda) \right\} \quad (14)$$


for  $I = g_{i,j} \cdot V$ , with  $g_{i,j}$  being each of the elements of  $\mathbf{G}_M^+$  and  $\mathbf{G}_M^-$ . In Eq. 14,  $I_0(\lambda) = I_{\min}(1 - \lambda) + I_{\max}\lambda$  is the diode current amplitude,  $\alpha$  a fitting constant, and  $R_S$  a series resistance. Equation 14 is the solution of a diode with series resistance and  $W()$  is the Lambert function.  $I_{\min}$  and  $I_{\max}$  are the minimum and maximum values of the current amplitude, respectively.  $\text{abs}(V)$  is the absolute value of the applied bias and  $\text{sgn}()$  the sign function. As  $I_0$  increases in Eq. 14, the  $I$ - $V$  curve changes its shape from exponential to linear through a continuum of states, as experimentally observed for this kind of devices<sup>253</sup>. This equation is solved for each of the memristors in the positive and negative array, as indicated in the Supplementary Algorithm 4. As a result, two different matrices ( $\lambda_M^+$  and  $\lambda_M^-$ ) are produced. Note that for other memristive models the state variable would be calculated following a different equation (for instance in the Stanford model<sup>270</sup>).

The non-negligible resistance of the metallic lines connecting the upper and bottom electrodes of the memristors integrated in a crossbar structure produces an IR (voltage) drop along them that reduces the voltage delivered to the memristors. This phenomenon worsens for memristors located away from the input (crossbar's row terminals) and output (crossbar's column terminals) ports, as the interconnection lines required to reach such devices are increasingly longer. A widely accepted<sup>104,271</sup>, alternative design to minimize this problem consists in dividing the large crossbars into smaller ones (Supplementary Fig. 9b), whose reduced size improves their read margin (that is the portion of the applied voltage in the inputs that is

actually delivered to the memristors). The number of partitions is denoted as NP, and the recommended size of each partition depends on the ratio of conductance between the memristors and the resistance of the metallic wires. Supplementary Fig 10 shows the simplified sketch of the partitioned crossbar and the interconnections required to realize the complete VMM. By exploding the integrability of the crossbar with CMOS circuitry, vertical interconnects used to connect the outputs of the vertical crossbar partitions may be placed under the partitioned structure (as well as the analogue sensing electronics) allowing the partitioned crossbar to maintain a similar area consumption than the original non-partitioned case<sup>104</sup>. The vertical interconnects are grounded through the sensing circuit (i.e. the TIA) to absorb the currents within the same vertical wire. To achieve this partitioned structure, both the  $\lambda_M^+$  and  $\lambda_M^-$  matrices are subdivided into smaller portions (as shown in the upper part of Supplementary Fig. 9b). Each of these partitions is mapped to a different memristor crossbar. For instance, those 4 different matrices are mapped to the 4 different crossbars in Supplementary Fig. 10.


### Creation of the memristive ANN circuit representation

In the next step, the software (MATLAB in this example) is used to write (line by line) the SPICE netlist that corresponds to the  $n^2 \times 10$  memristor crossbar-based ANN, taking into account the connection scheme (positive and negative matrices, each of them partitioned) and the control logic necessary to perform the inference phase. Figure 17 describes the different abstraction levels going from the pure mathematical representation of the VMM (Fig. 17a), then to the block diagram involving the electrical magnitudes (voltages, conductances, resistances and currents, see Fig. 17b), then to a circuit schematic with no parasitics (including in this stage the memristors and the necessary analogue electronics, see Fig. 17c), to finally reach the equivalent analogue circuit that performs the VMM including the circuit parasitics (Fig. 17d). In this example, we use the fprintf() function of MATLAB<sup>94</sup>, and we employed a memristor cell that takes into account all the wire resistances and capacitances. The custom-made MATLAB code



**Fig. 17 | Different representations of the Vector Matrix Multiplication operation typical from a synaptic layer.** (a) Unitless mathematic VMM operation. (b) Mathematic VMM operation involving electrical magnitudes. (c) Electrical circuit representation of the memristive crossbar-based analogue VMM operation. (d) Realistic memristor crossbar representation considering the line resistance ( $R_l$ )

and the interline capacitances (see the inset showing a circuit schematic of a memristive cell in a CPA structure considering the associated wire parasitic resistance and capacitance). Aspects such as device variability are captured by the memristor model employed.



**Fig. 18 | Connections schemes used to feed the CPA with the input pattern.** **a** Single Side Connect (SSC) and **(b)** Dual Side Connect (DSC). On the SSC case, the input stimuli are applied only to the inputs of one side of the CPA, while the other is


connected to high impedances (or remain disconnected). **b** In the DSC case, both terminals of a given wordline (horizontal lines in the CPA) are connected to the same input voltage, which thereby reduces the voltage drop along the wordlines.

receives as input arguments the array size and partitioning scheme, and it automatically determines the number of memristors to place and how to connect them to the adjacent line resistances to realize the crossbar electrical structure. Such a source code uses nested for loops that iterate over the number of rows and columns, creating the crossbar structure. Also, the parasitic capacitance between parallel adjacent lines in the same plane (i.e., between adjacent rows and columns), between the top-bottom line intersections, and between the bottom lines and ground are added. By this, we can account for the delay propagation through the crossbar, also known as latency (that is, when the goal is measuring the time elapsed since a pattern is applied in the SLP inputs until the output stabilizes). As a result, each memristor in the crossbar structure is connected to 4 resistors and 5 capacitors, as shown in Fig. 17d. As an example, the resulting SPICE code for a SLP to classify 4x4 pixels images is shown in Supplementary Algorithm 5. In order to avoid voltage losses at the wires of the crossbar, we employed a Dual Side Connection scheme. Despite the increased peripheral circuitry complexity, this scheme improves the voltage delivery to each synapse<sup>248</sup> by connecting the two terminals of each wordline to the same input stimuli. The difference between Dual Side Connection and Single Side Connection is shown in Fig. 18. In practice, when designing the circuits for input voltage supply for the Dual Side

Connection scheme on a chip, any mismatches and variations in voltages  $V_i$  (Fig. 18b) should be avoided. The voltages  $V_i$  from both sides of the crossbar should be identical with carefully designed communication wires. Any variations caused by the difference in the length of the wires connecting the crossbar rows to the input supply voltages can lead to undesirable voltage drops and issues related to sneak path currents.

The input stimuli are obtained by scaling each of the 10,000 unrolled grayscale images from the MNIST test dataset, previously stored in a  $n^2 \times 10,000$  vector, by a voltage  $V_{READ}$  as shown in Fig. 4c.  $V_{READ}$  is chosen such as to prevent altering the memristor states during the inference simulation. In this way, during the inference process each of the test images is presented to the crossbar as a vector  $\mathbf{V}$  of analogue voltages  $V_i$  in the range  $[0, V_{READ}]$ .

During the inference phase, the inputs of the partitioned crossbar need to be connected to the voltages representing the brightness of the pixels, and the outputs of the crossbar need to be connected to peripheral analogue circuits consisting of adders constructed using few resistors and TIA (see Supplementary Fig. 9c left and Fig. 19a)<sup>250,253</sup>. During the write phase, the partitioned crossbar needs to be connected to the peripheral circuitry necessary to produce the electrical stimuli that program the memristor to the values




**Fig. 19 | Detail of the control circuits used for the dual inference/write procedures.** **a** complete circuit schematic for a 4×8 1T1R crossbar array. **b** Detail of the synchronizers including the sense amplifiers used to detect the correct programming of a given memristor. **c** Address block, essentially a counter which sequentially addresses each memristor in the crossbar. **d** Row and column decoders, used

to enable the memristor addressed by the address block. **e** Row and column driver, used to bias the rows with the voltage input or with the programming signal, and to connect the columns to the output neurons (during inference) or the sense amplifier (during write-verify).

calculated via MATLAB. This peripheral circuitry consists of a crossbar address block, Row/Column address decoders, Row/Column selectors, and a Write Acknowledge block (see Supplementary Fig. 9c right and Fig. 19a). The crossbar Address Block (crossbar-AB) is a circuit that produces a pulse every time the memristor located in the  $\{i, j\}$  position is completely written in all partitions (thereby working as a counter, as depicted in Fig. 19b), which thereby results in  $n^2/NP \cdot 10$  output pulses (corresponding to the number of memristors in each of the NP partitions). These pulses (generated by a sensing amplifier comprising a comparator and a latch circuit as shown in Fig. 19c) are propagated to the crossbar Column Decoder (crossbar-CD). The crossbar-CD is an asynchronous counter with 4 parallel outputs (see Fig. 19d) used to indicate, in a binary code, which column to address during the programming Write-Verify loop. Also, the column decoder outputs a pulse every time 10 pulses are received, which can also be seen as a pulse every time a row is completely programmed. This pulse is sent to the crossbar Row Decoder (crossbar-RD), which is a similar counter but with  $n^2/NP$  parallel outputs and thereby  $S$  control inputs, with  $S$  being the nearest integer higher than  $\log_2(n^2/NP)$ . The codes of the addressed row and column are then propagated to the crossbar Row/Column Selector (crossbar-RS/crossbar-CS). Both the crossbar-RS and crossbar-CS blocks comprise two stages. The first one, shown in

Fig. 19d, is a digital de-multiplexer with  $S$  control inputs (for a crossbar with 10 columns, the control input is a 4 bit code,  $S_1$ - $S_4$ , and it can be generalized as the nearest integer higher than  $\log_2(x)$ , with  $x$  the number of rows/columns). For a given control input, only one of the parallel outputs is active at a time. Thereby this produces a sparse column vector of size 10 (crossbar-CD) or  $n^2/NP$  (crossbar-RD). The second stage is a column array of 10 (crossbar-CD) or  $n^2/NP$  (crossbar-RD) of analogue switches that connect the input node of each crossbar row to  $V_{WRITE}$  or  $V_{READ}$  (for addressing that particular Row during the write procedure),  $V_{DD}/2$  (if another row is being addressed) or to  $V_i$  (when the ANN is operating in the inference state). The column selector is a similar array that connects the columns output nodes to a sensing amplifier (sensing amplifier, a TIA coupled to a voltage comparator) if that particular column is being addressed, or  $V_{DD}/2$  (if another column is being addressed). Each of these analogue switches comprises 4 pass gates cells, as indicated in Fig. 19e. Figure 19a shows a bigger picture of this latter concept, indicating how the multiplexor in the Row/Column selector blocks is connected to the array of analogue switches, which are ultimately connected to the crossbar block. After the MATLAB code generates a netlist, it is passed to a SPICE simulator which evaluates the voltage and current distributions in the crossbar circuit and then passes the resulting waveform back to the MATLAB



**Fig. 20 | Schematic representation of the  $n^2 \times 1$  column vectors of analogue voltages being fed to the SLP.** 4 cases are represented: **a–c** corresponds to the correct classification of images from classes  $k$ ,  $k+1$  and  $k-1$ , respectively (for

instance, in the case of the MNIST database, they might be images of the ‘5’, ‘6’ and ‘4’ digits). **d** Depicts the case of misclassification, as the highest current corresponds to the  $k+1$  output for an image from class  $k$ .

routine for metrics extraction (Supplementary Fig. 9d). In this example, all the peripheral circuitry connected to the crossbar have been designed using a commercially available 130 nm CMOS process, whose model is available in SPICE libraries.

### SPICE Simulation and metrics extraction


**Inference Procedure.** Between the inference and write routines, the inference is simpler. During this phase each of the test images from the dataset are presented sequentially to the inputs of the SLP as a column vector  $\mathbf{V}$  of size  $n^2 \times 1$ , where each of its elements are voltages  $V_i$  within the range  $[0, V_{\text{READ}}]$  (see Supplementary Fig. 9). Each of these image vectors produces a current through the wordlines and bitlines, as they flow through the memristors (artificial synapses). Depending on the strength of such synapses, the current will be high (strong synapsis – high memristor conductance) or low (weak synapsis – low memristor conductance). The total current flowing out of each bitline of the crossbar is sensed at the bitline output. For a dataset with  $m$  classes (i.e.  $m$  possible output values), and considering a differential encoding (i.e., each synaptic weight is represented with 2 memristors) a crossbar with  $2 \cdot m$  bitlines is required, which results in  $m$  output current signals. The main idea behind the inference phase is that for an input image of class  $k$ , the current flowing out of bitline  $k$  will be the highest. Similarly, for classes  $k-1$  and  $k+1$ , the bitlines with the maximal current will be  $k-1$  and  $k+1$ . A schematic representation of this behaviour is presented in Fig. 20. As seen, the case of misclassified images exists, corresponding to the highest current for an image from class  $k$  not being provided by column  $k$ . The selection of the highest current at a given time  $t$  is performed ex situ (i.e. via MATLAB) by processing the recorded current traces. This could be easily implemented on-chip by including a softargmax()<sup>148</sup> CMOS circuit as those discussed in Section SoftArgMax function (block 8). This block has to be tailored for the dynamic range of the output current, as it depends on the size of the crossbar and the resistance of the lines.

To study the inference phase, different metrics were defined and they are divided in two groups, which can be referred as: (i) pattern recognition metrics (which are intrinsic characteristics of the SLP or ANN and were introduced in Table 2 and Fig. 14) and (ii) electrical measures (related to the particular memristor-based implementation of the SLP). The second group comprises the average output current range, the power consumption of the crossbar (useful not only to address the energy requirements of the crossbar, but also to determine where the power dissipation takes place: in the interconnections

or in the memristors), the Signal-to-Noise ratio of the output current signals, the inference latency, the read and write margins (that is, the portion of the voltage applied in the crossbar inputs that effectively reaches the memristors during the read or write operations) and the maximal operational frequency of the complete neuromorphic circuit (crossbar plus CMOS electronics).

**Write-verify procedure.** During the write operation each memristor in a crossbar ( $M_{i,j}$ ) is individually addressed and supplied with a train of alternating read and write pulses of amplitude  $V_{\text{READ}}$  and  $V_{\text{WRITE}}$  respectively, that causes a gradual increment (or decrement) of the memristor conductance. Such addressing procedure is performed following the  $V_{\text{DD}}/2$  approach as it minimizes the line disturbance<sup>248</sup>. Within this writing method, the non-addressed rows are set to a constant source of value  $V_{\text{DD}}/2$ . Similarly, the output node of the column of the addressed memristor is grounded through the sensing amplifier, which measures the current flowing out of this column (the other columns are at  $V_{\text{DD}}/2$ ). Such current is proportional to the applied voltage pulses and the memristor conductance plus the parasitic wire resistance corresponding to the addressed device ( $M_{i,j}$ ). This allows to estimate the conductance of the addressed memristor. This process is represented by the simplified equivalent circuit shown in the inset of Fig. 21.

Before starting the write process, we translate the conductance matrix for each partition to a currents matrix, by multiplying each element  $g_{i,j}$  by  $V_{\text{READ}}$ . In this way, we obtain a measurable quantity for each of the elements in the conductance matrix. The goal of the write cycle is to gradually increase the conductance of a given element in the crossbar until sensing that the current flowing through it has reached the value indicated by the currents matrix for the same position (target value), which means that the desired conductance was also reached. The writing procedure for the addressed memristor  $M_{i,j}$  begins by sensing the output current during the read pulse of voltage  $V_{\text{READ}}$ . In case this current is lower than a target value ( $g_{i,j} \cdot V_{\text{READ}}$ ), a write pulse of voltage  $V_{\text{WRITE}}$  is applied ( $V_{\text{WRITE}} > V_{\text{READ}}$ ), causing an increment in the  $M_{i,j}$  conductance. Then a new read pulse is applied, and the current is sensed again. This process continues iteratively until the sensed current during the read pulse meets the target value. Once reached, the sensing amplifier outputs a pulse that indicates the completion of the writing procedure for the addressed memristor ( $M_{i,j}$ ), stopping the train of read/write pulses and preparing the following devices to be programmed.



**Fig. 21 | Write-verify approach for conductance programming.** **a** Schematic representation of the Write-Verify loop approach for programming the memristors in the CPA to a given conductance value. Reproduced with permission under CCBY 4.0 license from ref. 253. **b** Sensed output current for a SLP partition (one small CPA) during the programming phase in a Write-Verify loop procedure. The greater

the peak, the higher the conductance level being programmed. The inset in the center shows a schematic representation of the current measured during the verify and write pulses, as well as the current target. The inset in the right of both panels shows a schematic of the equivalent circuit used during the verify phase. Reproduced with permission under CCBY 4.0 license from ref. 254.

It is worth noting that the partitioned architecture allows the simultaneous programming of the  $M_{ij}$  memristor of all partitions using a smaller control circuit. Let us assume that the devices to be programmed are the  $M_{ij}$  memristors of a  $2 \times (n^2 \times 10)$  crossbar with NP partitions, such as the one presented in Supplementary Fig. 9d. In this case, the  $i^{\text{th}}$  output of the row decoder ( $n^2/\text{NP}$  outputs) will be the only active output, as well as the  $j^{\text{th}}$  output (10 outputs) of the column decoder. Then these output vectors are passed to every Row/Column selector, which simultaneously select the  $M_{ij}$  memristor in every crossbar. This causes all the  $i^{\text{th}}$  rows to be connected to a train of alternating read and write pulses and all the  $j^{\text{th}}$  columns to be connected to the partition sensing amplifier (each crossbar partition has its own sensing amplifier). All other rows and columns are connected to  $V_{\text{DD}}/2$ . The current flowing through each of the  $M_{ij}$  memristors (and therefore out of the  $j^{\text{th}}$  columns) is sensed by its associated sensing amplifier until the target conductance value for that  $M_{ij}$  memristor is achieved. Then the associated sensing amplifier propagates an acknowledge pulse (ACK) to the Write Acknowledge block, which then disconnects the addressed memristor from the write pulse generator to prevent it from being further potentiated/depressed. This block waits for the ACK pulses from the sensing amplifiers of every partition. Once all ACK pulses are received, the  $i^{\text{th}} j^{\text{th}}$  position of all crossbars is considered to be successfully written, and by the time the Write Acknowledge block receives the following system clock pulse, it instructs the crossbar address block to address the  $M_{i,j+1}$  memristor and the write sequence starts again. This process continues until the crossbar address block has addressed all the memristor positions in the crossbar partitions ( $n^2/\text{NP} \times 10$  positions).

Memristive ANNs help on reducing the data transfer typical from digital processors, by performing computations locally within the memory. However, these systems have their own unique challenges which still limit their further development. To exploit the intrinsic advantages of crossbar-based computation, a careful design of the system architecture is crucial, as otherwise, the peripheral CMOS circuits become a bottleneck impeding the power, area, and latency improvement that in-memory-computing could achieve. A main goal in designing these architectures is to keep this peripheral overhead to a minimum without sacrificing performance. However, and despite that the concept of analogue neuromorphic accelerators has been investigated for over the last decade, papers reporting true full-on-chip hybrid CMOS/memristors have only started to appear in the last two years. Thereby, performance metrics obtained from systems heavily relying on extensive off-chip electronics should be analysed carefully.

While the crossbar computations are performed in the analogue domain, digital encoding is used for the external routing/processing. Although every block in the peripheral circuit supposes a considerable effort by itself, the conversion between the analogue and digital domains, constitutes the main challenge in the design of memristive ANN. This is achieved by the analogue-to-digital and digital-to-analogue converters, and a primary trade-off that needs to be made in the design of a memristive ANN is that between energy efficiency and precision: high precision comes at the cost of greater ADC/DAC silicon and thereby power consumption. Nonetheless, there are various ways to reduce this overhead, such as by encoding the weights to reduce ADC precision, by multiplexing techniques of the crossbar outputs or reducing the number of available states in the memristors. Given the overhead that ADCs imply, another option points towards a fully analogue approach, pushing the analogue/digital frontier towards the end of the neural network: some architectures remain mostly digital by using binary inputs and quantized/binary weights for the VMM; some consider analogue inputs and weights, but the VMM product is immediately digitalized and processed in the digital domain; and others are almost fully analogue, with digitalization only taking place after the activation functions and softmax() blocks.

Beyond the CMOS circuits required for pre/post processing the signals, the performance of memristive ANNs is also threatened by the non-idealities intrinsic to the crossbar geometry and the individual memory devices of the crossbar. Non-ideal physical properties of the devices compromise the reliability, scalability, accuracy, latency and power consumption of the memristive ANN. The available number of conductance states, and the potentiation and depression linearity play a fundamental role in the weight update procedure and sets basic requirements for the peripheral CMOS circuitry in charge of performing that process. Consequently, device-hardware co-design (i.e. optimizing the device characteristics based on the circuit capabilities, and vice versa) is indispensable, and a powerful tool to enable this process is the realistic electrical simulation of hybrid CMOS/memristor systems.

The simulation of ANNs allows to tackle design problems before fabrication as well as to estimate the hypothetical performance achievable by a given memristor technology. Depending on the requirements, it can go from a high abstraction level, with little (if any) connection to the actual devices, down to the circuit level, using standard SPICE/Verilog compact behavioural models for the CMOS devices and the memristors. In between these two extremes, there are various transaction-level approaches which consider a varying level of detail to represent both the ANN architecture as well as the

communication between them. The selection of the most suitable simulation technique depends thereby in the requirements of the specific design stage: the closer it gets to the tape-out, higher accuracy in the simulation is required (achievable with circuit level simulations), instead, for the early design stages, system-level modelling is enough to get a quick estimation of the achievable performance in large, complex ANNs. In any case, properly combining this many different simulation tools will ultimately lead to the optimization and further development of the memristive ANNs.

## Data availability

The code examples provided in the Supplementary Information are publicly available at [https://github.com/aguirref/supplementary\\_ANN\\_algorithms](https://github.com/aguirref/supplementary_ANN_algorithms).

## Code availability

The MNIST dataset used for the image classification in this study is openly available at <https://yann.lecun.com/exdb/mnist>.

## References

- European Commission, Harnessing the economic benefits of Artificial Intelligence. *Digital Transformation Monitor*, no. November, 8, 2017.
- Rattani, A. Reddy, N. and Derakhshani, R. "Multi-biometric Convolutional Neural Networks for Mobile User Authentication," 2018 *IEEE International Symposium on Technologies for Homeland Security, HST 2018*, <https://doi.org/10.1109/THS.2018.8574173> 2018.
- BBVA, Biometrics and machine learning: the accurate, secure way to access your bank Accessed: Jan. 21, 2024. [Online]. Available: <https://www.bbva.com/en/biometrics-and-machine-learning-the-accurate-secure-way-to-access-your-bank/>
- Amerini, I., Li, C.-T. & Caldelli, R. Social network identification through image classification with CNN. *IEEE Access* **7**, 35264–35273 (2019).
- Ingle P. Y. and Kim, Y. G. "Real-time abnormal object detection for video surveillance in smart cities," *Sensors*, **22**, <https://doi.org/10.3390/s22103862> 2022.
- Tan, X., Qin, T., F. Soong, and T.-Y. Liu, "A survey on neural speech synthesis," <https://doi.org/10.48550/arxiv.2106.15561> 2021.
- "ChatGPT: Optimizing language models for dialogue." Accessed: Feb. 13, 2023. [Online]. Available: <https://openai.com/blog/chatgpt/>
- Hong, T., Choi, J. A., Lim, K. & Kim, P. Enhancing personalized ads using interest category classification of SNS users based on deep neural networks. *Sens. 2021, Vol. 21, Page 199*, **21**, 199 (2020).
- McKee, S. A., Reflections on the memory wall in 2004 *Computing Frontiers Conference*, 162–167. <https://doi.org/10.1145/977091.977115> 2004.
- Mehonic, A. & Kenyon, A. J. Brain-inspired computing needs a master plan. *Nature* **604**, 255–260 (2022).
- Zhang, C. et al. IMLBench: A machine learning benchmark suite for CPU-GPU integrated architectures. *IEEE Trans. Parallel Distrib. Syst.* **32**, 1740–1752 (2021).
- Li, F., Ye, Y., Tian, Z. & Zhang, X. CPU versus GPU: which can perform matrix computation faster—performance comparison for basic linear algebra subprograms. *Neural Comput. Appl.* **31**, 4353–4365 (2019).
- Farabet, C. Poulet, C., Han, J. Y. and LeCun, Y. CNP: An FPGA-based processor for Convolutional Networks, *FPL 09: 19th International Conference on Field Programmable Logic and Applications*, 32–37, <https://doi.org/10.1109/FPL.2009.5272559> 2009.
- Farabet, C. et al., NeuFlow: A runtime reconfigurable dataflow processor for vision, *IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops*, 109–116, <https://doi.org/10.1109/CVPRW.2011.5981829> 2011.
- Zhang, C. et al., Optimizing FPGA-based accelerator design for deep convolutional neural networks, *FPGA 2015 - 2015 ACM/ SIGDA International Symposium on Field-Programmable Gate Arrays*, 161–170, <https://doi.org/10.1145/2684746.2689060> 2015.
- Chakradhar, S., Sankaradas, M., Jakkula, V. and Cadambi, S. A dynamically configurable coprocessor for convolutional neural networks, *Proc. Int. Symp. Comput. Archit.*, 247–257, <https://doi.org/10.1145/1815961.1815993> 2010.
- Wei X. et al., Automated systolic array architecture synthesis for high throughput CNN Inference on FPGAs, *Proc. Des. Autom. Conf.*, Part 128280, <https://doi.org/10.1145/3061639.3062207> 2017.
- Guo, K. et al., Neural Network Accelerator Comparison. Accessed: Jan. 10, 2023. [Online]. Available: <https://nicsefc.ee.tsinghua.edu.cn/projects/neural-network-accelerator.html>
- Jouppi, N. P. et al., In-datacenter performance analysis of a tensor processing unit. *Proc. Int. Symp. Comput. Archit.*, Part F128643, 1–12, <https://doi.org/10.1145/3079856.3080246>.2017,
- AI Chip - Amazon Inferentia - AWS. Accessed: May 15, 2023. [Online]. Available: <https://aws.amazon.com/machine-learning/inferentia/>
- Talpes, E. et al. Compute solution for Tesla's full self-driving computer. *IEEE Micro* **40**, 25–35 (2020).
- Reuther, A. et al., "AI and ML Accelerator Survey and Trends," 2022 *IEEE High Performance Extreme Computing Conference, HPEC 2022*, <https://doi.org/10.1109/HPEC55821.2022.9926331>.2022,
- Fick, L., Skrzyniarz, S., Parikh, M., Henry, M. B. and Fick, D. "Analog matrix processor for edge AI real-time video analytics," *Dig. Tech. Pap. IEEE Int. Solid State Circuits Conf.*, 2022- 260–262, <https://doi.org/10.1109/ISSCC42614.2022.9731773>.2022,
- "Gyr Falcon Unveils Fourth AI Accelerator Chip - EE Times." Accessed: May 16, 2023. [Online]. Available: <https://www.eetimes.com/gyrfalcon-unveils-fourth-ai-accelerator-chip/>
- Sebastian, A., Le Gallo, M., Khaddam-Aljameh, R. and Eleftheriou, E. "Memory devices and applications for in-memory computing," *Nat. Nanotechnol.* **2020 15:7**, 15, 529–544, <https://doi.org/10.1038/s41565-020-0655-z>.
- Zheng, N. and Mazumder, P. *Learning in energy-efficient neuro-morphic computing: algorithm and architecture co-design*. Wiley-IEEE Press, Accessed: May 15, 2023. [Online]. Available: <https://ieeexplore.ieee.org/book/8889858> 2020.
- Orchard, G. et al., "Efficient Neuromorphic Signal Processing with Loihi 2," *IEEE Workshop on Signal Processing Systems, SIPS: Design and Implementation*, 2021-October, 254–259, <https://doi.org/10.1109/SIPS52927.2021.00053>.2021,
- "Microchips that mimic the human brain could make AI far more energy efficient | Science | AAAS." Accessed: May 15, 2023. [Online]. Available: <https://www.science.org/content/article/microchips-mimic-human-brain-could-make-ai-far-more-energy-efficient>
- Davies, M. et al., "Advancing neuromorphic computing with Loihi: A survey of results and outlook," *Proceedings of the IEEE*, **109**, 911–934, <https://doi.org/10.1109/JPROC.2021.3067593>.2021,
- Barnell, M., Raymond, C., Wilson, M., Isereau, D. and Cicotta, C. "Target classification in synthetic aperture radar and optical imagery using loihi neuromorphic hardware," in *2020 IEEE High Performance Extreme Computing Conference (HPEC)*, IEEE, 1–6. <https://doi.org/10.1109/HPEC43674.2020.9286246>.2020,
- Viale, A., Marchisio, A., Martina, M., Masera, G., and Shafique, M. "CarSNN: An efficient spiking neural network for event-based autonomous cars on the Loihi Neuromorphic Research Processor," 2021.



32. “Innatera Unveils Neuromorphic AI Chip to Accelerate Spiking Networks - EE Times.” Accessed: May 15, 2023. [Online]. Available: <https://www.eetimes.com/innatera-unveils-neuromorphic-ai-chip-to-accelerate-spiking-networks/>
33. Pei, J. et al. “Towards artificial general intelligence with hybrid Tianjic chip architecture,”. *Nature* **572**, 106–111 (2019).
34. Merolla, P. A. et al. “A million spiking-neuron integrated circuit with a scalable communication network and interface,”. *Science* **345**, 668–673 (2014).
35. Adam, G. C., Khat, A., and Prodromakis, T. “Challenges hindering memristive neuromorphic hardware from going mainstream,” *Nat. Commun.*, 9, Nature Publishing Group, 1–4, <https://doi.org/10.1038/s41467-018-07565-4>.2018.
36. Sung, C., Hwang, H. & Yoo, I. K. “Perspective: A review on memristive hardware for neuromorphic computation,”. *J. Appl. Phys.* **124**, 15 (2018).
37. Deng, L. et al. Energy consumption analysis for various memristive networks under different learning strategies,”. *Phys. Lett. Sect. A: Gen. At. Solid State Phys.* **380**, 903–909 (2016).
38. Yu, S., Wu, Y., Jeyasingh, R., Kuzum, D. & Wong, H. S. P. “An electronic synapse device based on metal oxide resistive switching memory for neuromorphic computation,”. *IEEE Trans. Electron Dev.* **58**, 2729–2737 (2011).
39. Shulaker, M. M. et al. “Three-dimensional integration of nanotechnologies for computing and data storage on a single chip,”. *Nature* **547**, 74–78 (2017).
40. Li, C. et al. Three-dimensional crossbar arrays of self-rectifying Si/SiO<sub>2</sub>/Si memristors. *Nat. Commun.* 2017 8:1 **8**, 1–9 (2017).
41. Yoon, J. H. et al. “Truly electroforming-free and low-energy memristors with preconditioned conductive tunneling paths,”. *Adv. Funct. Mater.* **27**, 1702010 (2017).
42. Choi, B. J. et al. “High-speed and low-energy nitride memristors,”. *Adv. Funct. Mater.* **26**, 5290–5296 (2016).
43. Strukov, D. B., Snider, G. S., Stewart, D. R. and Williams, R. S. “The missing memristor found,” *Nature*, 453, 80–83, <https://doi.org/10.1038/nature06932>.
44. “FUJITSU SEMICONDUCTOR MEMORY SOLUTION.” Accessed: Nov. 16, 2022. [Online]. Available: <https://www.fujitsu.com/jp/group/fsm/en/>
45. “Everspin | The MRAM Company.” Accessed: Nov. 16, 2022. [Online]. Available: <https://www.everspin.com/>
46. “Yole Group.” Accessed: Nov. 16, 2022. [Online]. Available: <https://www.yolegroup.com/?cn-reloaded=1>
47. Stathopoulos, S. et al. “Multibit memory operation of metal-oxide Bi-layer memristors,”. *Sci. Rep.* **7**, 1–7 (2017).
48. Wu, W. et al., “Demonstration of a multi-level  $\mu$ A-range bulk switching ReRAM and its application for keyword spotting,” *Technical Digest - International Electron Devices Meeting, IEDM, 2022-December*, 1841–1844, <https://doi.org/10.1109/IEDM45625.2022.10019450>.2022,
49. Yang, J. et al., “Thousands of conductance levels in memristors monolithically integrated on CMOS,” <https://doi.org/10.21203/RS.3.RS-1939455/V1.2022>,
50. Goux, L. et al., “Ultralow sub-500nA operating current high-performance TiN/Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/TiN bipolar RRAM achieved through understanding-based stack-engineering,” *Digest of Technical Papers - Symposium on VLSI Technology*, 159–160, <https://doi.org/10.1109/VLSIT.2012.6242510> 2012
51. Li, H. et al. “Memristive crossbar arrays for storage and computing applications,”. *Adv. Intell. Syst.* **3**, 2100017 (2021).
52. Lin, P. et al. “Three-dimensional memristor circuits as complex neural networks,”. *Nat. Electron.* **3**, 225–232 (2020).
53. Ishii, M. et al., “On-Chip Trainable 1.4M 6T2R PCM synaptic array with 1.6K Stochastic LIF neurons for spiking RBM,” *Technical Digest - International Electron Devices Meeting, IEDM, 2019-* 310–313, 2019, <https://doi.org/10.1109/IEDM19573.2019.8993466>.
54. Li, C. et al. “Efficient and self-adaptive in-situ learning in multilayer memristor neural networks,”. *Nat. Commun.* **9**, 1–8 (2018).
55. Yao, P. et al. “Fully hardware-implemented memristor convolutional neural network,”. *Nature* **577**, 641–646 (2020).
56. Correll, J. M. et al., “An 8-bit 20.7 TOPS/W Multi-Level Cell ReRAM-based Compute Engine,” in *2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)*, IEEE, 264–265. <https://doi.org/10.1109/VLSITechnologyandCir46769.2022.9830490>.2022,
57. Cai, F. et al., “A fully integrated reprogrammable memristor-CMOS system for efficient multiply-accumulate operations,” *Nat Electron*, 2, no. July, 290–299, [Online]. Available: <https://doi.org/10.1038/s41928-019-0270-x> 2019.
58. Hung, J.-M., “An 8-Mb DC-Current-Free Binary-to-8b Precision ReRAM Nonvolatile Computing-in-Memory Macro using Time-Space-Readout with 1286.4-21.6TOPS/W for Edge-AI Devices,” in *2022 IEEE International Solid-State Circuits Conference (ISSCC)*, IEEE, 1–3. <https://doi.org/10.1109/ISSCC42614.2022.9731715>.2022,
59. Xue, C.-X., “15.4 A 22nm 2Mb ReRAM Compute-in-Memory Macro with 121-28TOPS/W for Multibit MAC Computing for Tiny AI Edge Devices,” in *2020 IEEE International Solid-State Circuits Conference - (ISSCC)*, IEEE, 2020, 244–246.
60. Wan, W. et al. “A compute-in-memory chip based on resistive random-access memory,”. *Nature* **608**, 504–512 (2022).
61. Yin, S., Sun, X., Yu, S. & Seo, J. S. “High-throughput in-memory computing for binary deep neural networks with monolithically integrated RRAM and 90-nm CMOS,”. *IEEE Trans. Electron. Dev.* **67**, 4185–4192 (2020).
62. Yan, X. et al. “Robust Ag/ZrO<sub>2</sub>/WS<sub>2</sub>/Pt Memristor for Neuro-morphic Computing,”. *ACS Appl Mater. Interfaces* **11**, 48029–48038 (2019).
63. Chen, Q. et al., “Improving the recognition accuracy of memristive neural networks via homogenized analog type conductance quantization,” *Micromachines*, 11, <https://doi.org/10.3390/M11040427>.2020,
64. Wang, Y. “High on/off ratio black phosphorus based memristor with ultra-thin phosphorus oxide layer,” *Appl. Phys. Lett.*, 115, <https://doi.org/10.1063/1.5115531>.2019,
65. Xue, F. et al. “Giant ferroelectric resistance switching controlled by a modulatory terminal for low-power neuromorphic in-memory computing,”. *Adv. Mater.* **33**, 1–12 (2021).
66. Pan, W.-Q. et al. “Strategies to improve the accuracy of memristor-based convolutional neural networks,”. *Trans. Electron. Dev.*, **67**, 895–901 (2020).
67. Seo, S. et al. “Artificial optic-neural synapse for colored and color-mixed pattern recognition,”. *Nat. Commun.* **9**, 1–8 (2018).
68. Chandrasekaran, S., Simanjuntak, F. M., Saminathan, R., Panda, D. and Tseng, T. Y., “Improving linearity by introducing Al in HfO<sub>2</sub> as a memristor synapse device,” *Nanotechnology*, 30, <https://doi.org/10.1088/1361-6528/ab3480>.2019,
69. Zhang, B. et al. “90% yield production of polymer nano-memristor for in-memory computing,”. *Nat. Commun.* **12**, 1–11 (2021).
70. Feng, X. et al. “Self-selective multi-terminal memtransistor crossbar array for in-memory computing,”. *ACS Nano* **15**, 1764–1774 (2021).
71. Khaddam-Aljameh, R. et al. “HERMES-Core-A 1.59-TOPS/mm<sup>2</sup>PCM on 14-nm CMOS in-memory compute core using 300-ps/LSB linearized CCO-based ADCs,”. *IEEE J. Solid-State Circuits* **57**, 1027–1038 (2022).
72. Narayanan, P. et al. “Fully on-chip MAC at 14 nm enabled by accurate row-wise programming of PCM-based weights and parallel vector-transport in duration-format,”. *IEEE Trans. Electron Dev.* **68**, 6629–6636 (2021).

73. Le Gallo, M. et al., "A 64-core mixed-signal in-memory compute chip based on phase-change memory for deep neural network inference," 2022, Accessed: May 09, 2023. [Online]. Available: <https://arxiv.org/abs/2212.02872v1>
74. Murmann, B. "Mixed-signal computing for deep neural network inference," *IEEE Trans. Very Large Scale Integr. VLSI Syst.* **29**, 3–13 (2021).
75. Yin, S., Jiang, Z., Seo, J. S. & Seok, M. "XNOR-SRAM: In-memory computing SRAM macro for binary/ternary deep neural networks," *IEEE J. Solid-State Circuits* **55**, 1733–1743 (2020).
76. Biswas, A. & Chandrakasan, A. P. "CONV-SRAM: An energy-efficient SRAM with in-memory dot-product computation for low-power convolutional neural networks," *IEEE J. Solid-State Circuits* **54**, 217–230 (2019).
77. Valavi, H., Ramadge, P. J., Nestler, E. & Verma, N. "A 64-Tile 2.4-Mb In-memory-computing CNN accelerator employing charge-domain compute," *IEEE J. Solid-State Circuits* **54**, 1789–1799 (2019).
78. Khwa, W. S. et al. "A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3ns and 55.8TOPS/W fully parallel product-sum operation for binary DNN edge processors," *Dig. Tech. Pap. IEEE Int. Solid State Circuits Conf.* **61**, 496–498 (2018).
79. Verma, N. et al. "In-memory computing: advances and prospects," *IEEE Solid-State Circuits Mag.* **11**, 43–55 (2019).
80. Diorio, C., Hasler, P., Minch, A. & Mead, C. A. "A single-transistor silicon synapse," *IEEE Trans. Electron. Dev.* **43**, 1972–1980 (1996).
81. Merrikh-Bayat, F. et al. "High-performance mixed-signal neuro-computing with nanoscale floating-gate memory cell arrays," *IEEE Trans. Neural Netw. Learn Syst.* **29**, 4782–4790 (2018).
82. Wang, P. et al. "Three-dimensional NAND flash for vector-matrix multiplication," *IEEE Trans. Very Large Scale Integr. VLSI Syst.* **27**, 988–991 (2019).
83. Bavandpour, M., Sahay, S., Mahmoodi, M. R. & Strukov, D. B. "3D-aCortex: an ultra-compact energy-efficient neurocomputing platform based on commercial 3D-NAND flash memories," *Neuromorph. Comput. Eng.* **1**, 014001 (2021).
84. Chu, M. et al. "Neuromorphic hardware system for visual pattern recognition with memristor array and CMOS neuron," *IEEE Trans. Ind. Electron.* **62**, 2410–2419 (2015).
85. Yeo, I., Chu, M., Gi, S. G., Hwang, H. & Lee, B. G. "Stuck-at-fault tolerant schemes for memristor crossbar array-based neural networks," *IEEE Trans. Electron Devices* **66**, 2937–2945 (2019).
86. LeCun, Y., Cortes, C., and Burges, C. J. C., "MNIST handwritten digit database of handwritten digits." Accessed: Nov. 21, 2019. [Online]. Available: <http://yann.lecun.com/exdb/mnist/>
87. Krizhevsky, A., Nair, V., and Hinton, G. "The CIFAR-10 dataset." Accessed: Apr. 04, 2023. [Online]. Available: <https://www.cs.toronto.edu/~kriz/cifar.html>
88. Deng, J. et al., "ImageNet: A large-scale hierarchical image database," in *2009 IEEE Conference on Computer Vision and Pattern Recognition*, IEEE, 2009, 248–255.
89. Simonyan, K. and Zisserman, A. "Very deep convolutional networks for large-scale image recognition," 2014.
90. He, K., Zhang, X., Ren, S. and Sun, J. "Deep Residual Learning for Image Recognition," in *2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR)*, IEEE, 770–778. <https://doi.org/10.1109/CVPR.2016.90>.2016,
91. Chen, P. Y., Peng, X. & Yu, S. "NeuroSim: A circuit-level macro model for benchmarking neuro-inspired architectures in online learning," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.* **37**, 3067–3080 (2018).
92. Wang, Q., Wang, X., Lee, S. H., Meng, F.-H. and Lu W. D., "A Deep Neural Network Accelerator Based on Tiled RRAM Architecture," in *2019 IEEE International Electron Devices Meeting (IEDM)*, IEEE, 14.4.1–14.4.4. <https://doi.org/10.1109/IEDM19573.2019.8993641>.2019,
93. Kim, H., Mahmoodi, M. R., Nili, H. & Strukov, D. B. "4K-memristor analog-grade passive crossbar circuit," *Nat. Commun.* **12**, 1–11 (2021).
94. Inc. The Mathworks, "MATLAB." Natick, Massachusetts, 2019.
95. Amirsoleimani, A. et al. "In-memory vector-matrix multiplication in monolithic complementary metal-oxide-semiconductor-memristor integrated circuits: design choices, challenges, and perspectives," *Adv. Intell. Syst.* **2**, 2000115, <https://doi.org/10.1002/AISY.202000115> (2020).
96. Chakraborty, I. et al. "Resistive crossbars as approximate hardware building blocks for machine learning: opportunities and challenges," *Proc. IEEE* **108**, 2276–2310 (2020).
97. Jain, S. et al. "Neural network accelerator design with resistive crossbars: Opportunities and challenges," *IBM J. Res Dev.* **63**, 6 (2019).
98. Ankit, A. et al. "PANTHER: A Programmable Architecture for Neural Network Training Harnessing Energy-Efficient ReRAM," *IEEE Trans. Comput.* **69**, 1128–1142 (2020).
99. Mochida, R. et al. "A 4M synapses integrated analog ReRAM based 66.5 TOPS/W neural-network processor with cell current controlled writing and flexible network architecture," *Digest of Technical Papers - Symposium on VLSI Technology*, 175–176, Oct. 2018, 2018
100. Su, F. et al., "A 462GOPS/J RRAM-based nonvolatile intelligent processor for energy harvesting IoT system featuring nonvolatile logics and processing-in-memory," *Digest of Technical Papers - Symposium on VLSI Technology*, C260–C261, <https://doi.org/10.23919/VLSIT.2017.7998149>.2017,
101. Han J. and Orshansky, M. "Approximate computing: An emerging paradigm for energy-efficient design," in *2013 18th IEEE European Test Symposium (ETS)*, IEEE, 1–6. <https://doi.org/10.1109/ETS.2013.6569370>.2013,
102. Kiani, F., Yin, J., Wang, Z., Joshua Yang, J. & Xia, Q. "A fully hardware-based memristive multilayer neural network," *Sci. Adv.* **7**, 4801 (2021).
103. Gokmen, T. and Vlasov, Y. "Acceleration of deep neural network training with resistive cross-point devices: Design considerations," *Front. Neurosci.*, 10, no. JUL, <https://doi.org/10.3389/fnins.2016.00333>.2016,
104. Fouda, M. E., Lee, S., Lee, J., Eltawil, A. & Kurdahi, F. "Mask technique for fast and efficient training of binary resistive crossbar arrays," *IEEE Trans. Nanotechnol.* **18**, 704–716 (2019).
105. Prezioso, M. et al. "Training and operation of an integrated neuromorphic network based on metal-oxide memristors," *Nature* **521**, 61–64 (2015).
106. Hu, M. et al. "Memristor crossbar-based neuromorphic computing system: A case study," *IEEE Trans. Neural Netw. Learn Syst.* **25**, 1864–1878 (2014).
107. Hu, M. et al., "Dot-product engine for neuromorphic computing," in *DAC '16: Proceedings of the 53rd Annual Design Automation Conference*, New York, NY, USA: Association for Computing Machinery, 1–6. <https://doi.org/10.1145/2897937.2898010>.2016,
108. Liu, C., Hu, M., Strachan, J. P. and Li, H. H. "Rescuing memristor-based neuromorphic design with high defects," in *2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC)*, Institute of Electrical and Electronics Engineers Inc., <https://doi.org/10.1145/3061639.3062310>.2017.
109. Romero-Zaliz, R., Pérez, E., Jiménez-Molinos, F., Wenger, C. & Roldán, J. B. "Study of quantized hardware deep neural networks based on resistive switching devices, conventional versus convolutional approaches," *Electronics* **10**, 1–14 (2021).
110. Pérez, E. et al. "Advanced temperature dependent statistical analysis of forming voltage distributions for three different HfO<sub>2</sub>-

- based RRAM technologies,”. *Solid State Electron.* **176**, 107961 (2021).
111. Pérez-Bosch Quesada, E. et al. “Toward reliable compact modeling of multilevel 1T-1R RRAM devices for neuromorphic systems,”. *Electronics* **10**, 645 (2021).
112. Xia, L. et al. “Stuck-at Fault Tolerance in RRAM Computing Systems,”. *IEEE J. Emerg. Sel. Top. Circuits Syst.*, **8**, 102–115 (2018).
113. Li, C. et al., “CMOS-integrated nanoscale memristive crossbars for CNN and optimization acceleration,” *2020 IEEE International Memory Workshop, IMW 2020 - Proceedings*, <https://doi.org/10.1109/IMW48823.2020.9108112>.2020,
114. Pedretti, G. et al. “Redundancy and analog slicing for precise in-memory machine learning - Part I: Programming techniques,”. *IEEE Trans. Electron. Dev.* **68**, 4373–4378 (2021).
115. Pedretti, G. et al. “Redundancy and analog slicing for precise in-memory machine learning - Part II: Applications and benchmark,”. *IEEE Trans. Electron. Dev.* **68**, 4379–4383 (2021).
116. Wang, Z. et al. “Fully memristive neural networks for pattern classification with unsupervised learning,”. *Nat. Electron.* **1**, 137–145 (2018).
117. T. Rabuske and J. Fernandes, “Charge-Sharing SAR ADCs for low-voltage low-power applications,” <https://doi.org/10.1007/978-3-319-39624-8>.2017,
118. Kumar, P. et al. “Hybrid architecture based on two-dimensional memristor crossbar array and CMOS integrated circuit for edge computing,”. *npj 2D Mater. Appl.* **6**, 1–10 (2022).
119. Krestinskaya, O., Salama, K. N. & James, A. P. “Learning in memristive neural network architectures using analog back-propagation circuits,”. *IEEE Trans. Circuits Syst. I: Regul. Pap.* **66**, 719–732 (2019).
120. Chua, L. O., Tetzlaff, R. and Slavova, A. Eds., *Memristor Computing Systems*. Springer International Publishing, <https://doi.org/10.1007/978-3-030-90582-8>.2022.
121. Oh, S. et al. “Energy-efficient Mott activation neuron for full-hardware implementation of neural networks,”. *Nat. Nanotechnol.* **16**, 680–687 (2021).
122. Ambrogio, S. et al. “Equivalent-accuracy accelerated neural-network training using analogue memory,”. *Nature* **558**, 60–67 (2018).
123. Bocquet, M. et al., “In-memory and error-immune differential RRAM implementation of binarized deep neural networks,” *Technical Digest - International Electron Devices Meeting, IEDM*, 20.6.1-20.6.4, Jan. 2019, <https://doi.org/10.1109/IEDM.2018.8614639>.2018,
124. Cheng, M. et al., “TIME: A Training-in-memory architecture for Memristor-based deep neural networks,” *Proc. Des. Autom. Conf.*, Part 12828, 0–5, <https://doi.org/10.1145/3061639.3062326>.2017,
125. Chi, P. et al., “PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory,” *Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016*, 27–39, <https://doi.org/10.1109/ISCA.2016.13>.2016,
126. Krestinskaya, O., Choubey, B. & James, A. P. “Memristive GAN in Analog,”. *Sci. Rep. 2020 10:1* **10**, 1–14 (2020).
127. Li, G. H. Y. et al., “All-optical ultrafast ReLU function for energy-efficient nanophotonic deep learning,” *Nanophotonics*, [https://doi.org/10.1515/NANOPH-2022-0137/ASSET/GRAPHIC/J\\_NANOPH-2022-0137\\_FIG\\_007.JPG](https://doi.org/10.1515/NANOPH-2022-0137/ASSET/GRAPHIC/J_NANOPH-2022-0137_FIG_007.JPG).2022,
128. Ando, K. et al. “BRein memory: a single-chip binary/ternary reconfigurable in-memory deep neural network accelerator achieving 1.4 TOPS at 0.6 W,”. *IEEE J. Solid-State Circuits* **53**, 983–994 (2018).
129. Price, M., Glass, J. & Chandrakasan, A. P. “A scalable speech recognizer with deep-neural-network acoustic models and voice-activated power gating,”. *Dig. Tech. Pap. IEEE Int Solid State Circuits Conf.* **60**, 244–245 (2017).
130. Yin, S. et al., “A 1.06-to-5.09 TOPS/W reconfigurable hybrid-neural-network processor for deep learning applications,” *IEEE Symposium on VLSI Circuits, Digest of Technical Papers, C26–C27*, <https://doi.org/10.23919/VLSIC.2017.8008534>.2017,
131. Chen, Y. H., Krishna, T., Emer, J. S. & Sze, V. “Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks,”. *IEEE J. Solid-State Circuits* **52**, 127–138 (2017).
132. Lazzaro, J., Ryckebusch, S. M., Mahowald, A. and Mead, C. A. “Winner-Take-All Networks of O(N) Complexity,” in *Advances in Neural Information Processing Systems*, D. Touretzky, Ed., Morgan-Kaufmann, 1988.
133. Andreou, A. G. et al. “Current-mode subthreshold MOS circuits for analog VLSI neural systems,”. *IEEE Trans. Neural Netw.* **2**, 205–213 (1991).
134. Pouliquen, P. O., Andreou, A. G., Strohhahn, K. and Jenkins, R. E. “Associative memory integrated system for character recognition,” *Midwest Symposium on Circuits and Systems*, 1, 762–765, <https://doi.org/10.1109/MWSCAS.1993.342935>.1993,
135. Starzyk, J. A. & Fang, X. “CMOS current mode winner-take-all circuit with both excitatory and inhibitory feedback,”. *Electron. Lett.* **29**, 908–910 (1993).
136. DeWeerth, S. P. & Morris, T. G. “CMOS current mode winner-take-all circuit with distributed hysteresis,”. *Electron. Lett.* **31**, 1051–1053 (1995).
137. Indiveri, G. “A current-mode hysteretic winner-take-all network, with excitatory and inhibitory coupling,”. *Analog Integr. Circuits Signal Process* **28**, 279–291 (2001).
138. Tan, B. P. & Wilson, D. M. “Semiparallel rank order filtering in analog VLSI,”. *IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process.* **48**, 198–205 (2001).
139. Serrano, T. & Linares-Barranco, B. “Modular current-mode high-precision winner-take-all circuit,”. *Proc. - IEEE Int. Symp. Circuits Syst.* **5**, 557–560 (1994).
140. Meador, J. L. and Hylander, P. D. “Pulse Coded Winner-Take-All Networks,” *Silicon Implementation of Pulse Coded Neural Networks*, 79–99, [https://doi.org/10.1007/978-1-4615-2680-3\\_5](https://doi.org/10.1007/978-1-4615-2680-3_5).1994,
141. El-Masry, E. I., Yang, H. K. & Yakout, M. A. “Implementations of artificial neural networks using current-mode pulse width modulation technique,”. *IEEE Trans. Neural Netw.* **8**, 532–548 (1997).
142. Choi, J. & Sheu, B. J. “A high-precision vlsi winner-take-all circuit for self-organizing neural networks,”. *IEEE J. Solid-State Circuits* **28**, 576–584 (1993).
143. Yu, H. & Miyaoka, R. S. “A High-Speed and High-Precision Winner-Select-Output (WSO) ASIC,”. *IEEE Trans. Nucl. Sci.* **45**, 772–776 (1998). PART 1.
144. Lau, K. T. and Lee, S. T. “A CMOS winner-takes-all circuit for self-organizing neural networks,” <https://doi.org/10.1080/002072198134896>, **84**, 131–136, 2010
145. He, Y. & Sánchez-Sinencio, E. “Min-net winner-take-all CMOS implementation,”. *Electron Lett.* **29**, 1237–1239 (1993).
146. Demosthenous, A., Smedley, S. & Taylor, J. “A CMOS analog winner-take-all network for large-scale applications,”. *IEEE Trans. Circuits Syst. I: Fundam. Theory Appl.* **45**, 300–304 (1998).
147. Pouliquen, P. O., Andreou, A. G. & Strohhahn, K. “Winner-Takes-All associative memory: A hamming distance vector quantizer,”. *Analog Integr. Circuits Signal Process.* 1997 13:1 **13**, 211–222 (1997).
148. Fish, A., Milrud, V. & Yadid-Pecht, O. “High-speed and high-precision current winner-take-all circuit,”. *IEEE Trans. Circuits Syst. II: Express Briefs* **52**, 131–135 (2005).
149. Ohnhäuser, F. “Analog-Digital Converters for Industrial Applications Including an Introduction to Digital-Analog Converters,” 2015.

150. Pavan, S., Schreier, R. and Temes, G. C. "Understanding Delta-Sigma Data Converters".
151. Walden, R. H. "Analog-to-digital converter survey and analysis,". *IEEE J. Sel. Areas Commun.* **17**, 539–550 (1999).
152. Harpe, P., Gao, H., Van Dommele, R., Cantatore, E. & Van Roermund, A. H. M. "A 0.20 mm<sup>2</sup> 3 nW signal acquisition IC for miniature sensor nodes in 65 nm CMOS." *IEEE J. Solid-State Circuits* **51**, 240–248 (2016).
153. Murmann, B. "ADC Performance Survey 1997-2022." Accessed: Sep. 05, 2022. [Online]. Available: <http://web.stanford.edu/~murmman/adcsurvey.html>.
154. Ankit, A. et al., "PUMA: A Programmable Ultra-efficient Memristor-based Accelerator for Machine Learning Inference," *International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS*, 715–731, <https://doi.org/10.1145/3297858.3304049>.2019,
155. Ni, L. et al., "An energy-efficient matrix multiplication accelerator by distributed in-memory computing on binary RRAM crossbar," *Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC*, 25-28-January-2016, 280–285, <https://doi.org/10.1109/ASPDAC.2016.7428024>.2016,
156. Wang, X., Wu, Y. and Lu, W. D. "RRAM-enabled AI Accelerator Architecture," in *2021 IEEE International Electron Devices Meeting (IEDM)*, IEEE, 12.2.1-12.2.4. <https://doi.org/10.1109/IEDM19574.2021.9720543>.2021,
157. Xiao, T. P. et al. On the Accuracy of Analog Neural Network Inference Accelerators. [Feature], *IEEE Circuits Syst. Mag.* **22**, 26–48 (2022).
158. Sun, X. et al. "XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks," *Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018*, 2018-January, 1423–1428, <https://doi.org/10.23919/DATE.2018.8342235>.2018,
159. Zhang, W. et al. "Neuro-inspired computing chips,". *Nat. Electron.* **2020** 3:7 **3**, 371–382 (2020).
160. Shafiee, A. et al., "ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars," in *Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016*, Institute of Electrical and Electronics Engineers Inc., 14–26. <https://doi.org/10.1109/ISCA.2016.12>.2016,
161. Fujiki, D., Mahlke, S. and Das, R. "In-memory data parallel processor," in *ACM SIGPLAN Notices*, New York, NY, USA: ACM, 1–14. <https://doi.org/10.1145/3173162.3173171>.2018,
162. Nourazar, M., Rashtchi, V., Azarpeyvand, A. & Merrikh-Bayat, F. "Memristor-based approximate matrix multiplier,". *Analog. Integr. Circuits Signal Process* **93**, 363–373 (2017).
163. Saberi, M., Lotfi, R., Mafinezhad, K. & Serdijn, W. A. "Analysis of power consumption and linearity in capacitive digital-to-analog converters used in successive approximation ADCs,". *IEEE Trans. Circuits Syst. I: Regul. Pap.* **58**, 1736–1748 (2011).
164. Kull, L. et al. "A 3.1 mW 8b 1.2 GS/s single-Channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32 nm digital SOI CMOS,". *IEEE J. Solid-State Circuits* **48**, 3049–3058 (2013).
165. Hagan, M., Demuth, H., Beale, M. and De Jesús, O. *Neural Network Design*, 2nd ed. Stillwater, OK, USA: Oklahoma State University, 2014.
166. Choi, S., Sheridan, P. & Lu, W. D. "Data clustering using memristor networks,". *Sci. Rep.* **5**, 1–10 (2015).
167. Khaddam-Aljameh, R. et al., "HERMES Core: A 14nm CMOS and PCM-based In-Memory Compute Core using an array of 300ps/LSB Linearized CCO-based ADCs and local digital processing," in *2021 Symposium on VLSI Technology*, Kyoto, Japan: IEEE, 978–982. Accessed: Jan. 21, 2024. [Online]. Available: <https://ieeexplore.ieee.org/document/9508706>
168. Kennedy, J. and Eberhart, R. "Particle swarm optimization," *Proceedings of ICNN'95 - International Conference on Neural Networks*, **4**, <https://doi.org/10.1109/ICNN.1995.488968>. 1942–1948,
169. Goldberg, D. E. & Holland, J. H. "Genetic Algorithms and machine learning." *Mach. Learn.* **3**, 95–99 (1988).
170. Kirkpatrick, S., Gelatt, C. D. & Vecchi, M. P. "Optimization by simulated annealing,". *Science* **220**, 671–680 (1983).
171. Rumelhart, D. E., Hinton, G. E. & Williams, R. J. "Learning representations by back-propagating errors,". *Nature* **323**, 533–536 (1986).
172. Dennis, J. E. and Schnabel, R. B. *Numerical Methods for Unconstrained Optimization and Nonlinear Equations*. Society for Industrial and Applied Mathematics, <https://doi.org/10.1137/1.9781611971200>.1996.
173. Møller, M. F. "A scaled conjugate gradient algorithm for fast supervised learning,". *Neural Netw.* **6**, 525–533 (1993).
174. Powell, M. J. D. "Restart procedures for the conjugate gradient method,". *Math. Program.* **12**, 241–254 (1977).
175. Fletcher, R. "Function minimization by conjugate gradients,". *Comput. J.* **7**, 149–154 (1964).
176. Marquardt, D. W. "An algorithm for least-squares estimation of nonlinear parameters,". *J. Soc. Ind. Appl. Math.* **11**, 431–441 (1963).
177. Riedmiller, M. and Braun, H. "Direct adaptive method for faster backpropagation learning: The RPROP algorithm," in *1993 IEEE International Conference on Neural Networks*, Publ by IEEE, 586–591. <https://doi.org/10.1109/icnn.1993.298623>.1993,
178. Battiti, R. "First- and second-order methods for learning: between steepest descent and Newton's Method,". *Neural Comput.* **4**, 141–166 (1992).
179. Bottou, L. "Stochastic gradient descent tricks," *Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)*, 7700 LECTURE NO, 421–436, [https://doi.org/10.1007/978-3-642-35289-8\\_25/COVER](https://doi.org/10.1007/978-3-642-35289-8_25/COVER).2012,
180. Li, M., Zhang, T., Chen, Y. and Smola, A. J. "Efficient mini-batch training for stochastic optimization," *Proceedings of the ACM SIGKDD International Conference on Knowledge Discovery and Data Mining*, 661–670, <https://doi.org/10.1145/2623330.2623612>.2014,
181. Zamanidoost, E., Bayat, F. M., Strukov, D. and Kataeva, I. "Manhattan rule training for memristive crossbar circuit pattern classifiers," *WISP 2015 - IEEE International Symposium on Intelligent Signal Processing, Proceedings*, <https://doi.org/10.1109/WISP.2015.7139171>.2015,
182. Duchi, J., Hazan, E. & Singer, Y. "Adaptive subgradient methods for online learning and stochastic optimization,". *J. Mach. Learn. Res.* **12**, 2121–2159 (2011).
183. "Neural Networks for Machine Learning — Geoffrey Hinton – C. Cui's Blog." Accessed: Nov. 21, 2022. [Online]. Available: <https://cuicaihao.com/neural-networks-for-machine-learning-geoffrey-hinton/>
184. Kingma, D. P. and Ba, J. L. "Adam: A Method for Stochastic Optimization," *3rd International Conference on Learning Representations, ICLR 2015 - Conference Track Proceedings*, 2014, <https://doi.org/10.48550/arxiv.1412.6980>.
185. Zeiler, M. D. "ADADELTA: An adaptive learning rate method," Dec. 2012, <https://doi.org/10.48550/arxiv.1212.5701>.
186. Xiong, X. et al. "Reconfigurable logic-in-memory and multilingual artificial synapses based on 2D heterostructures,". *Adv. Funct. Mater.* **30**, 2–7 (2020).
187. Zoppo, G., Marrone, F. & Corinto, F. "Equilibrium propagation for memristor-based recurrent neural networks,". *Front Neurosci.* **14**, 1–8 (2020).

188. Alibart, F., Zamanidoost, E. & Strukov, D. B. "Pattern classification by memristive crossbar circuits using ex situ and in situ training," *Nat. Commun.* **4**, 1–7 (2013).
189. Joshi, V. et al., "Accurate deep neural network inference using computational phase-change memory," *Nat Commun*, **11**, <https://doi.org/10.1038/s41467-020-16108-9>.2020,
190. Rasch, M. J. et al., "Hardware-aware training for large-scale and diverse deep learning inference workloads using in-memory computing-based accelerators," 2023.
191. Huang, H.-M., Wang, Z., Wang, T., Xiao, Y. & Guo, X. "Artificial neural networks based on memristive devices: from device to system," *Adv. Intell. Syst.* **2**, 2000149 (2020).
192. Nandakumar, S. R. et al., "Mixed-precision deep learning based on computational memory," *Front. Neurosci.*, **14**, <https://doi.org/10.3389/fnins.2020.00406>.2020,
193. Le Gallo, M. et al. "Mixed-precision in-memory computing," *Nat. Electron.* **1**, 246–253 (2018).
194. Yao, P. et al., "Face classification using electronic synapses," *Nat. Commun.*, **8**, May, 1–8, <https://doi.org/10.1038/ncomms15199>.2017,
195. Papandreou, N. et al., "Programming algorithms for multilevel phase-change memory," *Proceedings - IEEE International Symposium on Circuits and Systems*, 329–332, <https://doi.org/10.1109/ISCAS.2011.5937569>.2011,
196. Milo, V. et al., "Multilevel HfO<sub>2</sub>-based RRAM devices for low-power neuromorphic networks," *APL Mater*, **7**, <https://doi.org/10.1063/1.5108650>.2019,
197. Yu, S. et al., "Scaling-up resistive synaptic arrays for neuro-inspired architecture: Challenges and prospect," in *Technical Digest - International Electron Devices Meeting, IEDM*, Institute of Electrical and Electronics Engineers Inc., 17.3.1-17.3.4. <https://doi.org/10.1109/IEDM.2015.7409718>.2015,
198. Woo, J. et al. "Improved synaptic behavior under identical pulses using AlOx/HfO<sub>2</sub> bilayer RRAM array for neuromorphic systems," *IEEE Electron. Device Lett.* **37**, 994–997 (2016).
199. Xiao, S. et al. "GST-memristor-based online learning neural networks," *Neurocomputing* **272**, 677–682 (2018).
200. Tian, H. et al. "A novel artificial synapse with dual modes using bilayer graphene as the bottom electrode," *Nanoscale* **9**, 9275–9283 (2017).
201. Shi, T., Yin, X. B., Yang, R. & Guo, X. "Pt/WO<sub>3</sub>/FTO memristive devices with recoverable pseudo-electroforming for time-delay switches in neuromorphic computing," *Phys. Chem. Chem. Phys.* **18**, 9338–9343 (2016).
202. Menzel, S. et al. "Origin of the ultra-nonlinear switching kinetics in oxide-based resistive switches," *Adv. Funct. Mater.* **21**, 4487–4492 (2011).
203. Buscarino, A., Fortuna, L., Frasca, M., Gambuzza, L. V. and Sciuto, G., "Memristive chaotic circuits based on cellular nonlinear networks," <https://doi.org/10.1142/S0218127412500708>, **22**, 3, 2012
204. Li, Y. & Ang, K.-W. "Hardware implementation of neuromorphic computing using large-scale memristor crossbar arrays," *Adv. Intell. Syst.* **3**, 2000137 (2021).
205. Zhu, J., Zhang, T., Yang, Y. & Huang, R. "A comprehensive review on emerging artificial neuromorphic devices," *Appl Phys. Rev.* **7**, 011312 (2020).
206. Wang, Z. et al. "Engineering incremental resistive switching in TaOx based memristors for brain-inspired computing," *Nanoscale* **8**, 14015–14022 (2016).
207. Park, S. M. et al. "Improvement of conductance modulation linearity in a Cu<sub>2</sub>+Doped KNbO<sub>3</sub> memristor through the increase of the number of oxygen vacancies," *ACS Appl. Mater. Interfaces* **12**, 1069–1077 (2020).
208. Slesazeck, S. & Mikolajick, T. "Nanoscale resistive switching memory devices: a review," *Nanotechnology* **30**, 352003 (2019).
209. Waser, R., Dittmann, R., Staikov, C. & Szot, K. "Redox-based resistive switching memories nanoionic mechanisms, prospects, and challenges," *Adv. Mater.* **21**, 2632–2663 (2009).
210. Ielmini, D. and Waser, R. *Resistive Switching*. Weinheim, Germany: Wiley-VCH Verlag GmbH & Co. KGaA, 2016.
211. Wouters, D. J., Waser, R. & Wuttig, M. "Phase-change and redox-based resistive switching memories," *Proc. IEEE* **103**, 1274–1288 (2015).
212. Pan, F., Gao, S., Chen, C., Song, C. & Zeng, F. "Recent progress in resistive random access memories: Materials, switching mechanisms, and performance," *Mater. Sci. Eng. R: Rep.* **83**, 1–59 (2014).
213. Kim, S. et al. "Analog synaptic behavior of a silicon nitride memristor," *ACS Appl Mater. Interfaces* **9**, 40420–40427 (2017).
214. Li, W., Sun, X., Huang, S., Jiang, H. & Yu, S. "A 40-nm MLC-RRAM compute-in-memory macro with sparsity control, On-Chip Write-verify, and temperature-independent ADC references," *IEEE J. Solid-State Circuits* **57**, 2868–2877 (2022).
215. Buchel, J. et al., "Gradient descent-based programming of analog in-memory computing cores," *Technical Digest - International Electron Devices Meeting, IEDM*, 3311–3314, 2022, <https://doi.org/10.1109/IEDM45625.2022.10019486>.2022,
216. Prezioso, M. et al. "Spike-timing-dependent plasticity learning of coincidence detection with passively integrated memristive circuits," *Nat. Commun.* **9**, 1–8 (2018).
217. Park, S. et al., "Electronic system with memristive synapses for pattern recognition," *Sci. Rep.*, **5**, <https://doi.org/10.1038/srep10123>.2015,
218. Yu, S. et al., "Binary neural network with 16 Mb RRAM macro chip for classification and online training," in *Technical Digest - International Electron Devices Meeting, IEDM*, Institute of Electrical and Electronics Engineers Inc., 16.2.1-16.2.4. <https://doi.org/10.1109/IEDM.2016.7838429>.2017,
219. Chen, W. H. et al. "CMOS-integrated memristive non-volatile computing-in-memory for AI edge processors," *Nat. Electron.* **2**, 420–428 (2019).
220. Chen, W. H. et al., "A 16Mb dual-mode ReRAM macro with sub-14ns computing-in-memory and memory functions enabled by self-write termination scheme," *Technical Digest - International Electron Devices Meeting, IEDM*, 28.2.1-28.2.4, 2018,
221. Hu, M. et al., "Memristor-based analog computation and neural network classification with a dot product engine," *Adv. Mater.*, **30**, <https://doi.org/10.1002/adma.201705914>.2018,
222. Li, C. et al. Analogue signal and image processing with large memristor crossbars. *Nat. Electron* **1**, 52–59 (2018).
223. Paszke A. et al., "Automatic differentiation in PyTorch".
224. Abadi, M. et al., "TensorFlow: Large-Scale Machine Learning on Heterogeneous Systems," 2015.
225. Stimberg, M., Brette, R. and Goodman, D. F. M. "Brian 2, an intuitive and efficient neural simulator," *Elife*, **8**, <https://doi.org/10.7554/ELIFE.47314>.2019,
226. Spreizer, S. et al., "NEST 3.3," Mar. 2022, <https://doi.org/10.5281/ZENODO.6368024>.
227. Hazan, H. et al. "BindsNET: A machine learning-oriented spiking neural networks library in python," *Front Neuroinform* **12**, 89 (2018).
228. M. Y. Lin et al., "DL-RSIM: A simulation framework to enable reliable ReRAM-based accelerators for deep learning," *IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD*, <https://doi.org/10.1145/3240765.3240800>.2018,

229. Sun, X. & Yu, S. "Impact of non-ideal characteristics of resistive synaptic devices on implementing convolutional neural networks,". *IEEE J. Emerg. Sel. Top. Circuits Syst.* **9**, 570–579 (2019).
230. Ma, X. et al., "Tiny but Accurate: A Pruned, Quantized and Optimized Memristor Crossbar Framework for Ultra Efficient DNN Implementation," *Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, 2020-Janua*, 301–306, <https://doi.org/10.1109/ASP-DAC47756.2020.9045658>.2020,
231. Yuan, G. et al., "An Ultra-Efficient Memristor-Based DNN Framework with Structured Weight Pruning and Quantization Using ADMM," *Proceedings of the International Symposium on Low Power Electronics and Design, 2019*, <https://doi.org/10.1109/ISLPED.2019.8824944>.2019.
232. Rasch, M. J. et al., "A flexible and fast PyTorch toolkit for simulating training and inference on analog crossbar arrays," *2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems, AICAS 2021*, <https://doi.org/10.48550/arxiv.2104.02184>.2021,
233. Grötter, T., "System design with SystemC," 217, 2002.
234. Gajski, D. D. "SpecC: specification language and methodology," 313, 2000.
235. Lee, M. K. F. et al. "A system-level simulator for RRAM-based neuromorphic computing chips,". *ACM Trans. Archit. Code Optim. (TACO)* **15**, 4 (2019).
236. BanaGozar, A. et al. "System simulation of memristor based computation in memory platforms,". *Lect. Notes Comput. Sci. (Subser. Lect. Notes Artif. Intell. Lect. Notes Bioinforma.)* **12471**, 152–168 (2020).
237. Gai, L. and Gajski, D. "Transaction level modeling: an overview," *Hardware/Software Codesign - Proceedings of the International Workshop*, 19–24, <https://doi.org/10.1109/CODESS.2003.1275250>.2003,
238. Poremba, M. and Xie, Y. "NVMain: An architectural-level main memory simulator for emerging non-volatile memories," *Proceedings - 2012 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2012*, 392–397, <https://doi.org/10.1109/ISVLSI.2012.82>.2012,
239. Poremba, M., Zhang, T. & Xie, Y. "NVMain 2.0: A user-friendly memory simulator to model (non-)volatile memory systems,". *IEEE Comput. Archit. Lett.* **14**, 140–143 (2015).
240. Xia, L. et al. "MNSIM: Simulation platform for memristor-based neuromorphic computing system,". *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.* **37**, 1009–1022 (2018).
241. Zhu, Z. et al., "MNSIM 2.0: A behavior-level modeling tool for memristor-based neuromorphic computing systems," in *Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI*, Association for Computing Machinery, 83–88. <https://doi.org/10.1145/3386263.3407647>.2020,
242. Banagozar, A. et al., "CIM-SIM: Computation in Memory Simulator," in *Proceedings of the 22nd International Workshop on Software and Compilers for Embedded Systems, SCOPES 2019*, Association for Computing Machinery, Inc, 1–4. <https://doi.org/10.1145/3323439.3323989>.2019,
243. Fei, X., Zhang, Y. & Zheng, W. "XB-SIM: A simulation framework for modeling and exploration of ReRAM-based CNN acceleration design,". *Tsinghua Sci. Technol.* **26**, 322–334 (2021).
244. Zahedi, M. et al. "MNEMOSENE: Tile architecture and simulator for memristor-based computation-in-memory,". *ACM J. Emerg. Technol. Comput. Syst.* **18**, 1–24 (2022).
245. Dong, X., Xu, C., Xie, Y. & Jouppi, N. P. "NVSim: A circuit-level performance, energy, and area model for emerging nonvolatile memory,". *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.* **31**, 994–1007 (2012).
246. Song, L., Qian, X., Li, H. and Chen, Y. "PipeLayer: A Pipelined ReRAM-based accelerator for deep learning," *Proceedings - International Symposium on High-Performance Computer Architecture*, 541–552, <https://doi.org/10.1109/HPCA.2017.55>.2017,
247. Imani, M. et al., "RAPIDNN: In-Memory Deep Neural Network Acceleration Framework," 2018.
248. Chen, A. "A comprehensive crossbar array model with solutions for line resistance and nonlinear device characteristics,". *IEEE Trans. Electron Devices* **60**, 1318–1326 (2013).
249. Aguirre, F. L. et al., "Line resistance impact in memristor-based multi layer perceptron for pattern recognition," in *2021 IEEE 12th Latin American Symposium on Circuits and Systems, LASCAS 2021*, Institute of Electrical and Electronics Engineers Inc., Feb. <https://doi.org/10.1109/LASCAS51355.2021.9667132>.2021.
250. Aguirre, F. L. et al. "Minimization of the line resistance impact on memdiode-based simulations of multilayer perceptron arrays applied to pattern recognition,". *J. Low. Power Electron. Appl.* **11**, 9 (2021).
251. Lee, Y. K. et al. "Matrix mapping on crossbar memory arrays with resistive interconnects and its use in in-memory compression of biosignals,". *Micromachines* **10**, 306 (2019).
252. Fei, W., Yu, H., Zhang, W. & Yeo, K. S. "Design exploration of hybrid CMOS and memristor circuit by new modified nodal analysis,". *IEEE Trans. Very Large Scale Integr. VLSI Syst.* **20**, 1012–1025 (2012).
253. Aguirre, F. L., Pazos, S. M., Palumbo, F., Suñé, J. & Miranda, E. "Application of the quasi-static memdiode model in cross-point arrays for large dataset pattern recognition,". *IEEE Access* **8**, 1–1 (2020).
254. Aguirre, F. L., Pazos, S. M., Palumbo, F., Suñé, J. & Miranda, E. "SPICE simulation of RRAM-based crosspoint arrays using the dynamic memdiode model,". *Front Phys.* **9**, 548 (2021).
255. Aguirre, F. L. et al. "Assessment and improvement of the pattern recognition performance of memdiode-based cross-point arrays with randomly distributed stuck-at-faults,". *Electron.* **10**, 2427 (2021).
256. Fritscher, M., Knodtel, J., Reichenbach, M. and Fey, D. "Simulating memristive systems in mixed-signal mode using commercial design tools," *2019 26th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2019*, 225–228, <https://doi.org/10.1109/ICECS46596.2019.8964856>.2019,
257. Applied Materials, "Ginestra™." [Online]. Available: <http://www.appliedmaterials.com/mdlx>
258. "TCAD - Technology Computer Aided Design (TCAD) | Synopsys." Accessed: Jan. 20, 2023. [Online]. Available: <https://www.synopsys.com/silicon/tcad.html>
259. Krestinskaya, O., Salama, K. N. & James, A. P. "Automating analogue AI chip design with genetic search,". *Adv. Intell. Syst.* **2**, 2000075 (2020).
260. Krestinskaya, O., Salama, K. and James, A. P. "Towards hardware optimal neural network selection with multi-objective genetic search," *Proceedings - IEEE International Symposium on Circuits and Systems, 2020, 2020*, <https://doi.org/10.1109/ISCAS45731.2020.9180514/VIDEO>.
261. Guan, Z. et al., "A hardware-aware neural architecture search pareto front exploration for in-memory computing," in *2022 IEEE 16th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)*, IEEE, 1–4. <https://doi.org/10.1109/ICSICT55466.2022.9963263>.2022,
262. Li, G., Mandal, S. K., Ogras, U. Y. and Marculescu, R. "FLASH: Fast neural architecture search with hardware optimization," *ACM Trans. Embed. Compu. Syst.*, 20, <https://doi.org/10.1145/3476994>.2021,
263. Yuan, Z. et al. "NAS4RRAM: neural network architecture search for inference on RRAM-based accelerators,". *Sci. China Inf. Sci.* **64**, 160407 (2021).

264. Yan, Z., Juan, D.-C., Hu, X. S. and Shi, Y. "Uncertainty modeling of emerging device based computing-in-memory neural accelerators with application to neural architecture search," in *Proceedings of the 26th Asia and South Pacific Design Automation Conference*, New York, NY, USA: ACM, 859–864. <https://doi.org/10.1145/3394885.3431635>.2021,
265. Sun H. et al., "Gibbon: Efficient co-exploration of NN model and processing-in-memory architecture," in *2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, IEEE, 867–872. <https://doi.org/10.23919/DATE54114.2022.9774605>.2022,
266. Jiang, W. et al. Device-circuit-architecture co-exploration for computing-in-memory neural accelerators. *IEEE Trans. Comput.* **70**, 595–605 (2021).
267. Burr, G. W. et al. Experimental demonstration and tolerancing of a large-scale neural network (165 000 Synapses) using phase-change memory as the synaptic weight element. *IEEE Trans. Electron Devices* **62**, 3498–3507 (2015).
268. Dong, Z. et al. "Convolutional neural networks based on RRAM devices for image recognition and online learning tasks,". *IEEE Trans. Electron. Dev.* **66**, 793–801 (2019).
269. Querlioz, D., Bichler, O., Dollfus, P. & Gamrat, C. "Immunity to device variations in a spiking neural network with memristive nanodevices,". *IEEE Trans. Nanotechnol.* **12**, 288–295 (2013).
270. Guan, X., Yu, S. & Wong, H. S. P. "A SPICE compact model of metal oxide resistive switching memory with variations,". *IEEE Electron. Device Lett.* **33**, 1405–1407 (2012).
271. Liang, J., Yeh, S., Simon Wong, S. & Philip Wong, H. S. "Effect of wordline/bitline scaling on the performance, energy consumption, and reliability of cross-point memory array,". *ACM J. Emerg. Technol. Comput. Syst.* **9**, 1–14 (2013).
272. Hirtzlin, T. et al. "Digital biologically plausible implementation of binarized neural networks with differential hafnium oxide resistive memory arrays,". *Front Neurosci.* **13**, 1383 (2020).
273. Xue, C. X. et al., "A 1Mb Multibit ReRAM computing-in-memory macro with 14.6ns Parallel MAC computing time for CNN based AI Edge processors," *Dig Tech Pap IEEE Int Solid State Circuits Conf*, 2019-February, 388–390, <https://doi.org/10.1109/ISSCC.2019.8662395>.2019,
274. Wu, T. F. et al., "A 43pJ/Cycle Non-Volatile Microcontroller with 4.7 $\mu$ s Shutdown/Wake-up Integrating 2.3-bit/Cell Resistive RAM and Resilience Techniques," *Dig Tech Pap IEEE Int Solid State Circuits Conf*, 2019-February, 226–228, <https://doi.org/10.1109/ISSCC.2019.8662402>.2019,
275. Liu, Q. et al., "A Fully Integrated Analog ReRAM based 78.4TOPS/W compute-in-memory chip with fully parallel MAC computing," *Dig. Tech. Pap. IEEE Int. Solid State Circuits Conf*, 2020-February, 500–502, <https://doi.org/10.1109/ISSCC19947.2020.9062953>.2020,
276. Xiao, T. P., Bennett, C. H., Feinberg, B., Agarwal, S. and Marinella, M. J. "Analog architectures for neural network acceleration based on non-volatile memory," *Applied Physics Reviews*, **7**, American Institute of Physics Inc., <https://doi.org/10.1063/1.5143815>.2020.
277. "NVIDIA Data Center Deep Learning Product Performance | NVIDIA Developer." Accessed: Nov. 28, 2022. [Online]. Available: <https://developer.nvidia.com/deep-learning-performance-training-inference>
278. Habana L., "Goya™ Inference Platform White Paper," 1–14, 2019.
279. Chen Y. et al., "DaDianNao: A Machine-Learning Supercomputer," *Proceedings of the Annual International Symposium on Micro-architecture, MICRO*, 2015-January, no. January, 609–622, <https://doi.org/10.1109/MICRO.2014.58>.2015,
280. Lee, J. et al. "UNPU: An energy-efficient deep neural network accelerator with fully variable weight bit precision,". *IEEE J. Solid-State Circuits* **54**, 173–185 (2019).
281. Bankman, D., Yang, L., Moons, B., Verhelst, M. & Murmann, B. "An always-on 3.8 $\mu$ J/86% CIFAR-10 mixed-signal binary CNN processor with all memory on chip in 28nm CMOS,". *Dig. Tech. Pap. IEEE Int Solid State Circuits Conf.* **61**, 222–224 (2018).
282. Nag, A. et al. "Newton: Gravitating towards the physical limits of crossbar acceleration,". *IEEE Micro* **38**, 41–49 (2018).
283. Bojnordi M. N. and Ipek, E. "Memristive Boltzmann machine: A hardware accelerator for combinatorial optimization and deep learning," *Proceedings - International Symposium on High-Performance Computer Architecture*, 2016-April, 1–13, <https://doi.org/10.1109/HPCA.2016.7446049>.2016,
284. Jain, S. et al. "A heterogeneous and programmable compute-in-memory accelerator architecture for analog-AI using dense 2-D Mesh,". *IEEE Trans. Very Large Scale Integr. VLSI Syst.* **31**, 114–127 (2023).
285. Carnevale N. T. and Hines, M. L. "The NEURON book," *The NEURON Book*, 1–457, <https://doi.org/10.1017/CBO9780511541612>.2006,
286. Lammie, C., Xiang, W., Linares-Barranco, B. and Azghadi, M. R. "MemTorch: An Open-source Simulation Framework for Memristive Deep Learning Systems," 1–14, 2020.
287. Xiao, T. P., Bennett, C. H., Feinberg, B., Marinella, M. J. and Agarwal, S. "CrossSim: accuracy simulation of analog in-memory computing," <https://github.com/sandialabs/cross-sim>. Accessed: Sep. 06, 2022. [Online]. Available: <https://github.com/sandialabs/cross-sim>
288. Mehonic, A., Joksas, D., Ng, W. H., Buckwell, M. & Kenyon, A. J. "Simulation of inference accuracy using realistic rram devices,". *Front. Neurosci.* **13**, 1–15 (2019).
289. Zhang, Q. et al. "Sign backpropagation: An on-chip learning algorithm for analog RRAM neuromorphic computing systems,". *Neural Netw.* **108**, 217–223 (2018).
290. Yamaoka, M. "Low-power SRAM," in *Green Computing with Emerging Memory: Low-Power Computation for Social Innovation*, 9781461408123, Springer New York, 59–85. [https://doi.org/10.1007/978-1-4614-0812-3\\_4/TABLES/4](https://doi.org/10.1007/978-1-4614-0812-3_4/TABLES/4).2013,
291. Starzyk, J. A. and Jan, Y. W. "Voltage based winner takes all circuit for analog neural networks," *Midwest Symposium on Circuits and Systems*, **1**, 501–504, <https://doi.org/10.1109/mwscas.1996.594211>, 1996

## Acknowledgements

This work has been supported by the Baseline funding scheme of the King Abdullah University of Science and Technology. F.A. acknowledges financial support from MICINN (Spain) through the programme Juan de la Cierva-Formación grant number FJC2021-046808-I. The work of E. M., J.B.R., and J. S. was supported by the Ministerio de Ciencia e Innovación, Spain, under Project PID2022 - 139586NB-C41. F. A. is currently with Intrinsic Semiconductor Technologies Ltd., United Kingdom.

## Author contributions

F.A. and M.L. wrote the paper and compiled the contributions made by the other co-authors. A.E. and K.S. contributed with Supplementary Note 1. K.N.S and O.K. contributed with Supplementary note 2. F.A., A.S., M.G., W.S., T.W., J.J.Y., W.L., M.-F.C., D.I., Y.Y., A.M., A.J.K., M.A.V., J.B.R., Y.W., H.-H.H., N.R., J.S., E.M., A.E., G.S., K.S., K.N.S., O.K., X.Y., K.W.A., S.J., S.L., O.A., S.P. and M.L. reviewed the manuscript.

## Competing interests

The authors declare no competing interests.

## Additional information

**Supplementary information** The online version contains supplementary material available at <https://doi.org/10.1038/s41467-024-45670-9>.

**Correspondence** and requests for materials should be addressed to Mario Lanza.

**Peer review information** *Nature Communications* thanks Gina Cristina Adam, Can Li and Ilia Valov for their contribution to the peer review of this work.

**Reprints and permissions information** is available at <http://www.nature.com/reprints>

**Publisher's note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit <http://creativecommons.org/licenses/by/4.0/>.

© The Author(s) 2024

---

<sup>1</sup>Physical Science and Engineering Division, King Abdullah University of Science and Technology (KAUST), Thuwal 23955-6900, Saudi Arabia. <sup>2</sup>Departament d'Enginyeria Electrònica, Universitat Autònoma de Barcelona (UAB), 08193 Barcelona, Spain. <sup>3</sup>IBM Research – Zurich, Rüschlikon, Switzerland. <sup>4</sup>Department of Electrical and Computer Engineering, University of Southern California (USC), Los Angeles, CA 90089, USA. <sup>5</sup>Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI 48109, USA. <sup>6</sup>Department of Electrical Engineering, National Tsing Hua University, Hsinchu 30013, Taiwan. <sup>7</sup>Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano and IUNET, Piazza L. da Vinci 32, 20133 Milano, Italy. <sup>8</sup>School of Electronic and Computer Engineering, Peking University, Shenzhen, China. <sup>9</sup>Department of Electronic and Electrical Engineering, University College London (UCL), Torrington Place, WC1E 7JE, London, UK. <sup>10</sup>Departamento de Electrónica y Tecnología de Computadores, Facultad de Ciencias, Universidad de Granada, Avenida Fuentenueva s/n, 18071 Granada, Spain. <sup>11</sup>Engineering Product Development (EPD) Pillar, Singapore University of Technology & Design, 8 Somapah Road, 487372 Singapore, Singapore. <sup>12</sup>Computer, Electrical and Mathematical Sciences and Engineering Division, King Abdullah University of Science and Technology (KAUST), Thuwal 23955-6900, Saudi Arabia. <sup>13</sup>Key Laboratory of Brain-Like Neuromorphic Devices and Systems of Hebei Province, Hebei University, Baoding 071002, China. <sup>14</sup>Department of Electrical and Computer Engineering, College of Design and Engineering, National University of Singapore (NUS), Singapore, Singapore.

✉ e-mail: [mario.lanza@kaust.edu.sa](mailto:mario.lanza@kaust.edu.sa)