Figures and Tables

From the following article:

Spin-based logic in semiconductors for reconfigurable large-scale circuits

H. Dery, P. Dalal, L stroke. Cywin acuteski & L. J. Sham

Nature 447, 573-576(31 May 2007)

doi:10.1038/nature05833

BACK TO ARTICLE
Figure 1 - Unfortunately we are unable to provide accessible alternative text for this. If you require assistance to access this image, or to obtain a text description, please contact npg@nature.com

Figure 1

Design of the reprogrammable magnetologic gate.

Full size figure and legend (120K)
Figure 2 - Unfortunately we are unable to provide accessible alternative text for this. If you require assistance to access this image, or to obtain a text description, please contact npg@nature.com

Figure 2

Modelled electrical behaviour of a magnetologic gate set for NAND(X,Y).

Full size figure and legend (71K)
Figure 3 - Unfortunately we are unable to provide accessible alternative text for this. If you require assistance to access this image, or to obtain a text description, please contact npg@nature.com

Figure 3

Proposed logic cascading scheme.

Full size figure and legend (103K)
BACK TO ARTICLE