



OPEN

Implementation and performance analysis of QPSK system using pocket double gate asymmetric JLTFET for satellite communications

Lokesh Boggarapu¹ & Lakshmi B²✉

This work is intended to design a quadrature phase shift keying (QPSK) system starting from the device design, characterization and optimization which is then followed by the circuit level implementation and finally the system level configuration. Tunnel Field Effect Transistor (TFET) technology came into existence because of the inability of CMOS (Complementary Metal Oxide Semiconductor) to produce reduced leakage current (I_{off}) in the subthreshold regime. With the effects of scaling and requirement of high doping concentrations, TFET is not capable to produce stable reduction in I_{off} due to the variation in ON and OFF current. To improve the switching ratio of the current and to obtain good subthreshold swing (SS) by overcoming the limitations of junction TFET, a new device design is proposed for the first time in this work. A pocket double gate asymmetric Junction less TFET (poc-DG-AJLTFET) structure has been proposed in which uniform doping is used to eliminate the junctions and a pocket of length 2 nm made of Silicon–Germanium (SiGe) material has been introduced to improve the designed structure performance in the weak inversion region and increase the drive current (I_{ON}). The work function has been tuned to produce the best results for poc-DG-AJLTFET and with our proposed poc-DG-AJLTFET, effects of interface traps are eliminated as against conventional JLTFET structures. The notion that low-threshold voltage device yields high I_{OFF} has been proved wrong with our poc-DG-AJLTFET design, as it produced low threshold voltage with lower I_{OFF} which reduced the power dissipation. Numerical results show that drain induced barrier lowering (DIBL) of 2.75 mV/V is achieved which could be less than 35 times required for short channel effects to be minimum. In terms of gate to drain capacitance (C_{gd}), it is found that $\sim 10^3$ reduction which greatly improves device inertia to internal electrical interference. Also, improvement in transconductance is achieved by 10^4 times, 10^3 times improvement in I_{ON}/I_{OFF} ratio, and 400 times higher unity gain cutoff-frequency (f_c) which would be required by all communication systems. The Verilog models of the designed device are used to construct the leaf cells of quadrature phase shift keying (QPSK) system and the implemented QPSK system is taken as a key evaluator in the performance evaluation in terms of propagation delay and power consumption of poc-DG-AJLTFET in modern satellite communication systems.

As technology node scales down, it fuels various engineering techniques to overcome the short channel effects (SCEs) and gain better control of the channel to increase the drive current (I_{ON}) and reduce the leakage current (I_{OFF}) in the device. Unfortunately, conventional metal oxide semiconductor field effect transistors (MOSFETs) are not able to overcome SCEs and produce a stable and high current switching ratio (I_{ON}/I_{OFF}), degraded SS, high DIBL, and highly sensitive electrical characteristics. For this, similar device structures such as Silicon on Insulator MOSFETs (SOI MOSFETs) for low SS and low leakage currents with less threshold voltages being applicable provided that the gate lengths are long^{1–4}. But, Semiconductor device engineers are continuously investigating new devices and configurations to reduce SCEs and thus improve device performance for short

¹School of Electronics Engineering, Vellore Institute of Technology, Chennai 600127, India. ²Centre for Nano Electronics and VLSI Design and School of Electronics Engineering, Vellore Institute of Technology, Chennai 600127, India. ✉email: lakshmi.b@vit.ac.in

channel devices. In one such investigation, Tunnel field effect transistors (TFETs) came into existence which can produce high switching ratio and steeper subthreshold swing (SS)^{5–7}. However, Silicon (Si) TFETs with SiO₂ as gate oxide, offer poor electrostatics and experimental results show that the on-state currents in TFETs are typically lower than that of MOSFETs^{8–11}. So, with low on-state current as drawback, new configurations, and materials for TFET are proposed, heterojunction tunnel field effect transistor (HTFET), L and U channel TFETs (LTFET & UTFET) and usage of III-V group materials^{12,13} for tunneling devices. For these new tunneling devices, high doping concentrations are necessary to increase tunneling probability in order to produce high I_{ON}, but with high doping concentrations in source/drain regions where p-n junctions have significant variability issues, leading to fabrication challenges. To avoid these problems and to ease fabrication, new technology of TFETs has been proposed which are named as Junction less Tunnel field effect transistors (JLTFETs)^{14–16}. Since these use uniform doping concentrations, the p-n junctions are eliminated and thus show less variability in the drive and leakage currents^{17,18}.

Typical structure of JLTFET with n⁺ source/drain and n⁻ channel are converted into p⁺-i-n⁺ regions with polarity gate and control gate with different work-functions as driving contacts for the device^{19,20}. But it has been observed in many of the JLTFET devices that though tunneling probability and channel control is high, introduction of polarity gate over source region can cause adverse change in electrical characteristics when interface traps are introduced into the device^{21,22}. This effect can be avoided by completely removing the so-called polarity gate. For this, we proposed a device called pocket double gate asymmetric Junction less TFET (poc-DG-AJLTFET) of n⁺-p⁺-n⁺ regions with pocket gate (PG) and control gate (CG). The consequences of removing polarity gate and overcoming of those consequences are discussed further in Section "Device description and simulation". Also, to improve the electrical characteristics, a pocket would be introduced in the device design²³. For the device to perform better in analog circuits, various parameters such as output resistance (R_{out}), trans-conductance (g_m), unity gain cutoff-frequency (f_t) play a significant role²⁴. Moreover, to obtain good performance in terms of analog parameters, Gallium Nitride (GaN) has been chosen as material for the whole device²⁵. Recently, Sharma et al proposed a DGJLTFET with a new approach for wireless communication systems showing promising I_{ON} & high switching ratio²⁶.

The device in this work is designed in such a way that it can be suitable for analog applications without compromising on the DC parameters such as SS & I_{ON}/I_{OFF} ratio. For the first time, a poc-DG-AJLTFET has been designed to achieve optimal SS and a high I_{ON}/I_{OFF} ratio, high (g_m) to I_{ON} ratio, very low I_{OFF} to make the analog suited structure also suitable for digital systems such as quadrature phase shift keying (QPSK) communication system. Both analog and digital parameters are carefully analyzed to make the device suitable for mixed signal applications. In circuit level, digital part of QPSK system has been implemented. The corresponding leaf cells NAND, X-OR gates and Delay flip-flops (DFFs) have been designed and simulated considering the worst case so as to produce best results in all scenarios. The designed leaf cells (NAND, X-OR gates) have been modified to consume low power using pass transistor logic. The fully designed QPSK system is then simulated and the parameters, propagation delay and power consumption have been measured as the key evaluators of the designed poc-DG-AJLTFET.

The framework of the paper is as follows: section "Device description and simulation" provides the device structure and its corresponding parameter spacing. Section "Results and discussion" provides results & discussion. Section "Performance analysis of QPSK system" provides performance analysis of QPSK system. Section "Conclusion" gives the conclusion.

Device description and simulation

In this work, 2-D Sentaurus TCAD has been used to design and simulate poc-DG-AJLTFET²⁷. Figure 1a gives the schematic of the device; Fig. 1b shows the simulated structure of poc-DG-AJLTFET which has been proposed for the first time and is calibrated against the published results^{28,29}. The device is made of GaN except for the channel and pocket which are made of Silicon and Silicon Germanium (SiGe) respectively and is doped uniformly with a doping concentration of $1 \times 10^{19} \text{ cm}^{-3}$. The main reason for choosing GaN for source & drain in Junction less TFETs is that it would produce better electrical characteristics as that of conventional Si and Ge³⁰. But, by choosing GaN as body material for a device with Si or Ge as interface to GaN, several issues occur in the stages of fabrication. It is known that GaN is a very hard wurtzite material with knoop hardness of 14.21 gigapascal (GPa) and it has a high dislocation density in the order of 10^8 to 10^{10} defects per square centimeter when grown on Si, while Si has a diamond cubic crystal structure³¹. Though there is a mismatch between them, GaN can be grown on Si but the latter would change the former growth in such a way that it would become brittle. To avoid this, a 2-step process of developing buffer layer of AlN on the surface of Si to grow GaN can be used³². 1st step is low growth rate with high III-V ratio/pressure and 2nd is high growth rate with low III-V ratio/pressure to minimize the stress and dislocation defects. So, by controlling III-V ratio, pressure and temperature at which the GaN is grown on Si, the dislocation defects, and the stress at Si/GaN interface can be reduced to get high quality of GaN layer. The experiments in the past have shown significant results of obtaining 0.201 GPa biaxial stress as against the 0.397 GPa of biaxial stress³³. Furthermore, there is one more method of melt back etching of Si during GaN growth. But this method will lead to high n-type doping background making it difficult to do p-type doping³⁴. But since the proposed device does not need p-type doping, this type of technique can be suitably employed to achieve a quality GaN on Si. There are many other techniques which have been proposed to successfully integrate Si and GaN leading to successful fabrication of "GaN on Si" devices in research institutes like Indian Institute of Science (IISc) and Rochester Institute of Technology (RIT)^{35–39}. The pocket region is made of Si_{0.8}Ge_{0.2} having a bandgap of 0.997 eV. This is because, as Germanium concentration increases intrinsic carrier density increases and hence it would be better to choose a mole-fraction which can give high carrier density without reducing the mobility of carriers at the pocket-channel material junction for this device. Usage




Figure 1. (a) Schematic structure of poc-DG-AJLTFET. (b) Simulated structure of poc-DG-AJLTFET.

of $\text{Si}_{1-x}\text{Ge}_x$ mole fraction has also shown to reduce the gate to drain capacitance in the past which greatly effects gain bandwidth product (GBP)⁴⁰.


The length of the device is taken as 60 nm with source/drain length of 15 nm and channel length of 30 nm with pocket occupying 2 nm of its length. The device dimensions and doping parameters used in the simulation are listed in Table 1. Several TCAD device models are used to make the device simulation closer to experimentation. Hydrodynamic model is used along with SRH model for 2D device simulation. PhuMob & Lombardi models are used for mobility; as the doping concentration is high, Fermi-Dirac model is used instead of Boltzmann characteristic model. Hurkx model is used for band-to-band tunneling (BTBT) analysis; effects such as scattering are neglected since the doping concentration is high. Non-Local model is used for the region interface of pocket and channel to consider tunneling in lateral direction. As the charges get trapped at oxide/Silicon interface during manufacturing process, material interface specific interface trap model is included with negative trap charge of -4.5×10^{10} Coulombs. The designed poc-DG-AJLTFET is simulated for varying gate voltage with drain voltage (V_{ds}) of 1 V to obtain transfer characteristics, threshold voltage and its performance in subthreshold region.

The transfer characteristics of the device with and without traps are shown in Figure 2a. From Fig. 2a it can be inferred that since the charges get trapped at polarity gate oxide and source interface, it limits the current from source to channel depending upon the type of trap charge. This degrades the electrical characteristics of the device in circuit level. So, unlike in conventional JLTFTs, the proposed poc-DG-AJLTFET does not have a polarity gate. But without polarity gate at source, the n^+ doped source does not get converted into a p^+ region, without which, there is no charge gradient in the source to channel regions as they both are doped with n^+ dopants. This inhibits the charge carriers to mobilize from source to channel. So, both pocket and channel has been made p^+ regions using different gate work functions for PG and CG respectively.


As the charge gradient is established in the device, it needs the right bandgap for the carriers to tunnel through. For this, the channel is made of Si and a low bandgap material, SiGe has been used as pocket to align the bandgaps of pocket-channel regions to facilitate the tunneling in the device. Also, the pocket under the influence of PG generates high current density near pocket-channel material junction and into the channel to

Geometrical/doping parameter	poc-DG-AJLTFET
Gate Length (L_g)	30 nm
Pocket Length (L_p)	2 nm
Channel Thickness (T_{ch})	10 nm
Gate Oxide Material & Thickness (T_{ox})	HfO ₂ -1 nm
Source, Drain, Channel & Pocket dopant-doping Concentration	Arsenic- $1 \times 10^{19}/\text{cm}^3$
Source and Drain Material	GaN
Channel and Pocket Material	Si, $\text{Si}_{1-x}\text{Ge}_x$ ($x=0.8$)
Gate-1, Gate-2 work-function (WF)	5.25 eV, 5 eV

Table 1. Parameter Spacing of the device.



(a) Transfer characteristics of poc-DG-AJLTFET



(b) e-current density and tunneling along pocket length

Figure 2. (a) Transfer characteristics of poc-DG-AJLTFET. (b) e-current density and tunneling along pocket length.

improve I_{ON} . As explained, both the tunneling and high electron current density along the length of the pocket can be observed from Fig. 2b.

Though I_{ON} is observed to be high, to improve I_{ON}/I_{OFF} there are other factors such as effective mass (m^*) of charge carriers that can be tuned^{41,42}. I_{ON} of poc-DG-AJLTFET is based on BTBT mechanism and critically depends on the transmission probability T_{WKB} of the inter band tunneling barrier. Relation between T_{WKB} and drain-source current is given in Equation 1 which can be calculated using of Wentzel-Kramers-Brillouin (WKB) approximation and two band dispersion relation is given in Equation 2⁴³.

$$I_{ds} = \frac{2q}{h} T(\Delta E) F_{integral} \tag{1}$$

$$T(\Delta E) \approx \exp\left(-\frac{\pi\sqrt{2m_T E_g^{3/2}}}{4q\hbar F\Delta}\right) \tag{2}$$

$$SS = \left(\frac{d\log_{10}(I_{ds})}{d\left(\frac{\Delta E}{q}\right)}\right)^{-1} \tag{3}$$

where ΔE is the allowed tunnel window contributing the tunneling of carriers, $F_{integral}$ is the integral function of Fermi–Dirac distribution of source/drain, m_T is the effective carrier mass, E_g is the bandgap, q is the electron charge, \hbar is the reduced planck's constant, $F\Delta$ is the junction electric field and depends on λ which is the

screening tunneling length and describes the spatial extent of the transition region at the source-channel interface shown in Eq. 4. So, by tuning the tunneling probability, better I_{ON} can be achieved^{44–46}. With this conceptual observation, the 2 key factors, λ , m_T are essentially tuned in to get better results in terms of switching ratio.

$$\lambda = \sqrt{\frac{\epsilon_{Si}}{\epsilon_{ox}}} \cdot \sqrt{t_{ox} t_{Si}} \quad (4)$$

with gate1 work-function of 5.25 eV and gate2 work-function of 5 eV, the proposed $Si_{0.8}Ge_{0.2}$ JLTFFET has better I_{ON}/I_{OFF} current ratio as well as near to the ideal subthreshold slope and a very low drain-induced barrier lowering (DIBL) even with small oxide thickness of 1 nm. Since the work functions are different for the two gates, simulating both gates with same voltage brings better control of channel for this device. However, usage of independent gate configuration for better leakage control is being considered for future work.

The calibrated JLTFFET TCAD models serve as an approximation of full-band atomistic calculation of JLTFFET band-to-band tunneling current to generate the DC characteristics. The obtained DC characteristics (I_d - V_g) and AC characteristics (Capacitance behavior) from simulations are employed for generating circuit level symbols of the poc-DG-AJLTFFET based on the Penn State Verilog-A model⁴⁷.

The circuit symbols of shorted gate n-type JLTFFET (SG_NJLTFFET) and shorted gate p-type JLTFFET (SG_PJLTFFET) are shown in Fig. 3a,b.

The double lines inside the transistor indicate that the double gates are shorted by applying same gate voltage.

Results and discussion

This section provides the implementation and analysis of QPSK system using poc-DG-AJLTFFET. This includes two sub-systems named as pseudo-random binary sequence (PRBS) generator which uses linear feedback shift register (LFSR) principle to generate random bits in sequence for the first subsystem. This is then split by the second subsystem called as bit splitter circuits which outputs odd and even sequences based on the position of bits in PRBS output. So, as PRBS generator generates random sequence of binary bits using DFFs in linear feedback shift register configuration, an X-OR gate acts as feedback element.

The implementation of this system is done in 3 stages.

1. Realization and simulation of leaf cells which are inverter cell, NAND, and X-OR gates using n-type and p-type poc-DG-AJLTFFETs.
2. Realization and simulation of DFFs using 4 NAND gates and an inverter cell.
3. Realization and simulation of PRBS generator and bit splitter using DFFs.

As each simulation is carried out, circuit performance metrics such as power dissipation, power consumption and delay are extracted using Cadence tool.

Realization of leaf cells using poc-DG-AJLTFFET. In this section, leaf cells mentioned in stage 1 are realized and simulated which are then used to construct DFFs.

Realization of inverter logic circuit. The poc-DG-AJLTFFET based inverter logic circuit is shown in the Fig. 4a. The inverter cell is made of a SG_PJLTFFET in pull up network and a SG_NJLTFFET in pull down network as in any MOS inverter configuration⁴⁸. When input signal is logic high, SG_PJLTFFET gets turned off and the path between supply and output is closed. This makes output logic low and when logic low input is given, SG_PJLTFFET gets turned on making a path between supply and output which makes output logic high. The timing diagram of the inverter logic circuit is shown in Fig. 4b.

Realization of NAND logic circuit. The poc-DG-AJLTFFET based NAND logic circuit is shown in the Fig. 5a. The NAND gate has been constructed in such a way that there are minimum paths between the supply (V_{DD}) and ground (Gnd) for different combinations of input. As part of this construction, signal A has been used as supply/input. When both input signals are logic low or when either of inputs is logic low, both SG_PJLTFFETs get turned on and conducts a path between supply and output thereby, resulting in logic high output. In this case, there is only one path between supply output which reduces active power consumption as well. When both inputs are given logic high, both SG_NJLTFFETs get turned on, resulting in logic low output. The circuit in both on and off states conserves power and so this type of configuration can be used in realizing low power cells. The timing diagram of NAND logic circuit is shown in Fig 5b.






Figure 3. Symbol of shorted gate (a) SG_NJLTFFET and (b) SG_PJLTFFET.




(a) Inverter logic circuit realization using poc-DG-AJLTFET




(b) Timing diagram of inverter logic circuit using poc-DG-AJLTFET

Figure 4. (a) Inverter logic circuit realization using poc-DG-AJLTFET. (b) Timing diagram of inverter logic circuit using poc-DG-AJLTFET.

Realization of X-OR logic circuit. The realization X-OR logic circuit using poc-DG-AJLTFET is shown in the Fig. 6a. Here the X_OR logic circuit uses pass-transistor-logic (PTL) which is used to reduce complexity of the circuit⁴⁹. With only three transistors, the X-OR logic circuit realized does not require supply voltage as well as complementary inputs (if complementary form of input is to be used, an inverter will again be needed for realization which increases complexity). When input B is given logic high, transistor SG_PJLTFET at the output side gets turned off, and the entire circuit operates like an inverter and complement of logic input A gets passed to the output. But when inputs A & B are given logic low, the output will be at V_{TP} instead of complete logic low. Similarly, when input A is logic high and input B is logic low, the output will be at $V_{DD}-V_{TP}$ instead of complete logic high. It can be noted that since this X-OR circuit is not used in cascade mode in realizing QPSK system, this did not cause any problem in simulations. The timing diagram of X-OR logic circuit is shown in Fig 6b.



(a) NAND logic circuit realization using poc-DG-AJLTFET




(b) Timing diagram of NAND logic circuit using poc-DG-AJLTFET.

Figure 5. (a) NAND logic circuit realization using poc-DG-AJLTFET. (b) Timing diagram of NAND logic circuit using poc-DG-AJLTFET.


Realization of D flip-flop. The poc-DG-AJLTFET NAND based D flip-flop is shown in Fig 7a. Assuming the initial logic states of outputs Q and QB to be logic low and logic high respectively, when the clock signal (CLK) and input signal D or the data signal is given logic high, the NAND gates leading to the path Q, will pass logic high to it and the NAND gates leading the path to QB will pass logic low. The timing diagram of DFF is shown in Fig 7b.

Realization of QPSK system. This section provides implementation and simulation of QPSK system by connecting output of PRBS generator to input of bit splitter or even/odd sequence (ES/OS) generator.

Realization of PRBS generator. The PRBS generator is realized using the leaf cells and is shown in Fig. 8a. A PRBS bit stream can be generated by connecting the DFFs using a LFSR configuration^{50,51}. So, as each bit traverses through each flop, a certain bit delay is introduced until the data reaches last flop. The third flop output and the PRBS output is given to X-OR gate which generates difference output. This output of X-OR gate is fed-back as input data to generate random binary sequence. As 4 DFFs are used in this circuit, 15-bit sequence can be generated each time. If the sequence is 1 1 1 1 0 0 0 1 0 0 1 1 0 1 0, X-OR gate will generate logic high output, and this generates a new sequence of bits as 1 1 1 1 0 0 0 1 0 0 1 1 0 1. Each sequence corresponds to unique information in a communication system though there's only 1-bit change at most significant bit (MSB) side.



(a) X-OR logic circuit realization using poc-DG-AJLTFET




(b) Timing diagram of X-OR logic circuit using poc-DG-AJLTFET.

Figure 6. (a) X-OR logic circuit realization using poc-DG-AJLTFET. (b) Timing diagram of X-OR logic circuit using poc-DG-AJLTFET.


Realization of ES/OS generator or bit splitter circuit. The bit splitter circuit has been constructed using the leaf cells and is shown in the Fig 8b. In this circuit, instead of giving a single clock signal to the flip-flops generating odd and even bits of data, a D flip-flop has been used as clock generator to eliminate the ill-effects of clock-skewing and unnecessary timing violations. The first D flip-flop (Clock generator) outputs Q and QB which are then connected to odd/even sequence generating flip-flops so that both flip-flops generate the bits of data in alternating cycles of clock using the data coming in from the PRBS circuit. The then generated odd and even bits of data are used to generate the QPSK modulated signal. The timing diagram of bit splitter circuit is shown in the Fig 8c.

Performance analysis of QPSK system

This section provides the overall performance analysis of QPSK system. The designed poc-DG-AJLTFET is analyzed to check whether the device is providing necessary performance metrics that are required for a communication system. In device level, the key DC parameters are I_{ON} , I_{OFF} and SS. As these metrics are direct contributors to the device performance, they are optimized by choosing oxide thickness as low as 1 nm which effects λ and by tuning both of the gate work functions; SS is observed as per the Equations 3 & 4 which is given in Table 2. As per Equation 2, electron tunneling mass is kept at 0.1 times of rest mass (m_0) and hole tunneling mass is kept same as rest mass at m_0 . This ensures high tunneling of carriers in between bands. Also, the active



(a) D flip-flop realization using NAND leaf cell.




(b) Timing diagram of D flip-flop using NAND leaf cell.

Figure 7. (a) D flip-flop realization using NAND leaf cell. (b) Timing diagram of D flip-flop using NAND leaf cell.


layer/channel width has been increased to 10 nm to increase the ON current. With this, a SS of ~60mV/decade and switching ratio of 1.218×10^{12} has been observed. Also, because of low C_{gd} , the trans-conductance g_m obtained is high which automatically resulted in high GBP shown in Table 2. Drain induced barrier lowering (DIBL) and GBP are calculated using Equations 5 & 6 respectively. The DIBL of the device is approximately close to zero (2.75 mV/V) due to high doping concentrations and also due to the absence of junctions. Equation 6 is used to calculate DIBL at drain voltages of 1 V and 0.2 V. It is to be noted that even with thin oxide, the leakage current is very low, and that the switching ratio is very high.

$$DIBL = \frac{V_{t2} - V_{t1}}{V_{D2} - V_{D1}} \tag{5}$$

$$GBP = \frac{g_m}{20\pi \times C_{gd}} \tag{6}$$




(a) PRBS circuit realization using leaf cells.



(b) Bit splitter circuit realization using leaf cells

Figure 8. (a) PRBS circuit realization using leaf cells. (b) Bit splitter circuit realization using leaf cells. (c) Timing diagram of digital part of QPSK system.

Previous works by Goswami et al and Aghandeh et al, could not produce high I_{ON}/I_{OFF} , high f_t , and a high g_m all at the same time. It is worth mentioning that, to obtain better results in all performance parameters, the a-symmetry of the device with GaN material and gate oxide of $HfO_2/1$ nm thickness have helped to achieve a high f_t of ~ 800 GHz. As the device is asymmetric, it is able to achieve reduction of leakage by order of 10^3 and increase I_{ON} at the same time by order of 10^4 compared to conventional symmetric DGJLTFETs. Table 3 provides an insight of performance achieved by the proposed device as against previous devices^{52,53}.



(c) Timing diagram of digital part of QPSK system

Figure 8. (continued)

Device Parameter	Value
V_i	0.4675 V
I_{ON}	1.643 mA
I_{OFF}	1.348 fA
I_{ON}/I_{OFF}	1.218×10^{12}
SS	60.3 mV/decade
DIBL	2.75 mV/V
C_{gd}	68.87 aF
g_d	11.82 mS
g_m	13.62 mS
R_{out}	7.39 K Ω
Intrinsic gain ($g_m \times R_{out}$)	100.65
f_t	803.82 GHz
GBP	3.147 THz

Table 2. Device level performance metrics.

Device parameter	References			
	Sharma et al. ²⁶	Goswami et al. ⁵²	Aghandeh et al. ⁵³	This work
Oxide/ t_{ox}	SiO ₂ /2 nm	HfO ₂ /2 nm	SiO ₂ /2 nm	HfO ₂ /1 nm
I_{ON}/I_{OFF}	$\sim 10^9$	$\sim 10^{13}$	$\sim 10^8$	$\sim 10^{12}$
f_t (GHz)	2.9	7	12	800
g_m	$\sim 3.8 \mu S$	$\sim 1 mS$	$\sim 3 mS$	13.62 mS

Table 3. Performance comparison of proposed device with the state-of-the-art DG-JLTFETs.

Circuit level performance metrics. The performance metrics being considered in the circuit level are power consumption, dissipation and propagation delay and the procedures to calculate these metrics are provided in Cadence manual⁵⁴. For propagation delay, the key factors are rise and fall times of a circuit. As shown in Equations 7 and 8, rise and fall times depend on factors such as C_{ox} , g_m , and V_{TH} . Since a QPSK system can also have large load capacitances, rise, and fall times can be very high leading to high delay in communication. To avoid that, it is necessary to have lower V_{TH} and high g_m , which are already achieved and can be seen in Table 2.

$$T_{PLH} = \frac{C_L}{g_{m_p}(V_{gs} - V_{TH})} \quad (7)$$

$$T_{PHL} = \frac{C_L}{g_{m_n}(V_{gs} - V_{TH})} \quad (8)$$

where C_L is the load capacitance, T_{PLH} and T_{PHL} are rise and fall times respectively. The relation between rise, fall times and propagation delay can be observed from Equation 9.

$$t_{pd} = \frac{t_{PHL} + t_{PLH}}{2} \quad (9)$$

In the power metrics, two powers are mentioned and analyzed. One is the dynamic or active power consumption which is the power consumed when the inputs are given to the circuit, and another is power dissipation which is wasted power as the energy slowly dissipates either through load capacitance or internal gate-drain capacitance when there is no input. These power metrics are analyzed using Equations 10 and 11. The active power consumption is directly dependent on the supply voltage and frequency of operation. Power consumption and power dissipation are indicated with P_C and P_D respectively with input frequency (f_i).

$$P_C = (\Sigma (\text{leakage current}) \times V_{DD}) + C_L \times V_{DD}^2 \times f_i \quad (10)$$

$$P_D = C_{pd} \times V_{DD}^2 \times f_i \quad (11)$$

$$C_{pd} = \frac{IDS}{V_{DD} \times f_i} - C_{Leff} \quad (12)$$

$$C_{Leff} = C_L \times N_{sw} \times \frac{f_o}{f_i} \quad (13)$$

As the leakage current is less in sub-threshold region, leakage current can be neglected in Equation 10. From Eqn. 11, as V_{DD} and f_i are fixed, C_{pd} is a factor which can be altered to produce low dissipation by having as high gate-drain capacitance as possible which can be seen from Equations 12 & 13. But designing a system to have high load/ gate-drain capacitance can lead to poor fan-out capability. So, the obtained 68.87 aF is optimal and helps in improving the fan-out of the system. This gives an advantage to propagate the output signal to multiple loads. So, this is a trade-off between fan-out and power dissipation for the designed QPSK system. Though there is a trade-off between fan-out and C_{gd} , the power dissipation for the QPSK system is still in the range of femto watt. Table 4 gives the performance metrics in circuit level.

From Tables 2 and 4, it can be said that with the designed poc-DG-AJLTFET in QPSK communication system, consumption of power is 168.96 pW which is very much low as against the literature of 220 mW & 1.3 mW^{55,56}. For X-OR gate, the logic transitions are high since it is a key element in generating continuous random sequences from PRBS circuit. So, for X-OR gate PTL has been applied which contributed to reduce the power consumption. It can be observed that with the usage of multiple techniques for low power in both device and circuit levels, overall QPSK communication system can be said to have produced enhanced performance for satellite communications.

Logic gates	Propagation delay	Power consumption (pW)	Power dissipation
Inverter	8.70 ps	11.54	5.16 aW
NAND gate	7.63 ps	14.03	8.72 aW
X-OR gate	1.07 ps	9.38	1.37 aW
D Flip-Flop	9.14 ps	23.44	17.41 aW
PRBS generator	46.72 ps	67.32	68.62 fW
Odd/Even Stream generator	ES:58.21 ps OS:76.38 ps	43.25	85.43 fW

Table 4. Circuit level performance metrics.

Conclusion

In all real-world devices, interface traps deteriorate the performance of the device. Therefore, in this work, a new poc-DG-AJLTFET has been designed to have negligible effects from interface traps and to perform better in both analog and digital circuit applications. Compared to conventional JLTFT devices, this structure eliminates the need for polarity gate and uses pocket region as both facilitator of tunneling and in reducing the tunneling barrier. So, this work offers a futuristic device with less variations of material usage to provide higher order of feasibility for manufacturing. The designed device is then optimized to achieve high I_{ON}/I_{OFF} ratio and an ideal SS. With high I_{ON}/I_{OFF} ratio in the order of 10^{12} , high trans-conductance to drain current ratio of 8.28 S/A is achieved. As the device has high GBP of 3.147 THz, the device can produce a stable intrinsic gain of ~ 100 over wide range of frequencies with data rates up to 0.2 Gbps. The QPSK system is then implemented with this device which consumes only 55.28 pW of average power consumption with ability of propagating the output in a maximum of 123.1 ps, numerically a significant improvement in terms of power consumption in the order of 10^8 - 10^9 times has been observed. This greatly pushes the implemented system to be chosen for satellite communication systems that use QPSK method to transmit data or information. In all conventional QPSK systems, there is always a trade-off between power consumption and spectral efficiency. But now, the trade-off has been clearly eliminated and both the proposed device and implemented system achieved great results in all aspects of performance. Thus, it can be concluded that the proposed device and implemented system can produce significant performance wherever ultra-low power is preferred with high bandwidth and low latency.

Data availability

All data generated or analyzed during this study are included in this published article. Any other required data if requested by the reviewers shall be added to the manuscript.

Received: 9 August 2022; Accepted: 11 February 2023

Published online: 21 February 2023

References

- Ratnes, R. K. *et al.* Advancement and challenges in MOSFET scaling. *Mater. Sci. Semicond. Process.* **134**, 106002 (2021).
- Bhattacharjee, S. Technological challenges and solutions to advanced MOSFETs. In *Electrical and Electronic Devices, Circuits and Materials*, CRC Press, 99–118, (2021).
- Antoniadis, D. A. & Khakifirooz, A. MOSFET performance scaling: Limitations and future options. *IEEE Int. Electron. Dev. Meet.* <https://doi.org/10.1109/IEDM.2008.4796665> (2008).
- Talukdar, A., Raibaruah, A. K. & Sarma, K. C. D. Dependence of electrical characteristics of junctionless FET on body material. *Procedia Comput. Sci.* **171**, 1046–1053. <https://doi.org/10.1016/j.procs.2020.04.112> (2020).
- Lin, Z. *et al.* Challenges and solutions of the TFET circuit design. *IEEE Trans. Circuits Syst. I Regul. Pap.* **67**(12), 4918–4931. <https://doi.org/10.1109/TCSI.2020.3010803> (2020).
- Pasupathy, R., Manivannan, S. & Lakshminarayanan, T. G. A review of engineering techniques to suppress ambipolarity in tunnel FET. *Silicon* **14**, 1887–1894. <https://doi.org/10.1007/s12633-021-01018-2> (2021).
- Dragoman, M., Dragoman, D., Dragoman, M. & Dragoman, D. Nanoelectronic devices enriching Moore's law, atomic-scale electronics beyond. *CMOS* **5**, 67–156. <https://doi.org/10.1007/978-3-030-60563-6> (2021).
- A. S. Geege, N. Armugam, P. Vimala, & T. S. A. Samuel, A detailed review on Double Gate and Triple Gate Tunnel Field Effect Transistors, 2020 5th International Conference on Devices, Circuits and Systems (ICDCS), 311–315, (2020). <https://doi.org/10.1109/ICDCS48716.2020.243606>.
- Karmakar, P. & Sahu, P. K. Modified gate oxide double gate tunnel field-effect transistor. *Silicon* **14**, 6729–6736. <https://doi.org/10.1007/s12633-021-01433-5> (2021).
- Zhang, T., Zhang, X., Yang, Y., & Wu, W. High- κ dielectric oxides for electronics. In *Oxide Electronics*, A. Ray (Ed.), 4, (2021). <https://doi.org/10.1002/9781119529538.ch4>.
- Jeyanthi, J. E. *et al.* A detailed roadmap from single gate to heterojunction TFET for NEXT GENERATION DEVICES. *SILICON* **14**, 3185–3197. <https://doi.org/10.1007/s12633-021-01148-7> (2021).
- P. Singh, D. P. Samajdar and D. S. Yadav, A low power single gate L-shaped TFET for High Frequency Application. 2021 6th International Conference for Convergence in Technology (I2CT), 1–6, (2021). <https://doi.org/10.1109/I2CT51068.2021.9418075>.
- Xie, H. & Liu, H. Design and investigation of a dual source and U-shaped gate TFET with n buffer and SiGe pocket. *AIP Adv.* **10**, 055125 (2020).
- Ghosh, B. & Akram, M. W. Junctionless tunnel field effect transistor. *IEEE Electron Dev. Lett.* **34**(5), 584–586. <https://doi.org/10.1109/LED.2013.2253752> (2013).
- Rahi, S. B., Asthana, P. & Gupta, S. Heterogate junctionless tunnel field-effect transistor: future of low-power devices. *J. Comput. Electron.* **16**, 30–38. <https://doi.org/10.1007/s10825-016-0936-9> (2017).
- Abadi, M. I., Sedigh, R. & Ziabari, S. A. Improved performance of nanoscale junctionless tunnel field-effect transistor based on gate engineering approach. *Appl. Phys.* **122**, 988. <https://doi.org/10.1007/s00339-016-0530-9> (2016).
- Raushan, M. A., Alam, N. & Siddiqui, M. J. Performance enhancement of junctionless tunnel field effect transistor using dual-k spacers. *J. Nanoelectron. Optoelectron.* **13**, 912–920 (2018).
- Han, T., Liu, H., Chen, S., Wang, S. & Li, W. A doping-less tunnel field-effect transistor with $\text{Si}_{0.6}\text{Ge}_{0.4}$ heterojunction for the improvement of the on-off current ratio and analog/RF performance. *Electronics*. **8**(5), 574. <https://doi.org/10.3390/electronics8050574> (2019).
- Bal, P. *et al.* Dual material gate junctionless tunnel field effect transistor. *J. Comput. Electron.* **13**, 230–234. <https://doi.org/10.1007/s10825-013-0505-4> (2014).
- S. Sharma, & R. Chaujar, Performance Analysis of a Novel Hetero-material InAs/GaAs Junctionless TFET, 2020 IEEE VLSI Device Circuit and System (VLSI DCS), 38–41, (2020).
- M. Ehteshamuddin, A. G. Alharbi, & S. A. Loan, Impact of interface traps on the BTBT-current in tunnel field effect transistors, 2018 5th International Conference on Electrical and Electronic Engineering (ICEEE), 224–227, (2018). <https://doi.org/10.1109/ICEEE2.2018.8391335>.
- Singh, J. & Kumar, M. J. A planar junctionless FET using SiC with reduced impact of interface traps: Proposal and analysis. *IEEE Trans. Electron Dev.* **64**(11), 4430–4434. <https://doi.org/10.1109/TEDE.2017.2752227> (2017).
- Reddy, I. V. V. & Tripathi, S. L. Enhanced performance double-gate junction-less tunnel field effect transistor for bio-sensing application, solid state. *Electron. Lett.* **3**, 19–26. <https://doi.org/10.1016/j.ssel.2021.12.005> (2021).

24. Nigam, K., Singh, S. V. & Kwatra, P. Investigation and design of stacked oxide polarity gate JLTFET in the presence of interface trap charges for analog/RF applications. *Silicon* <https://doi.org/10.1007/s12633-021-01162-9> (2021).
25. J. Zhang, & W. Tan, GaN technology for terahertz devices and integrated microsystems, in The 8th International Symposium on Ultrafast Phenomena and Terahertz Waves, OSA Technical Digest, Optica Publishing Group, (2016). <https://doi.org/10.1364/ISUPTW.2016.IM3A.3>
26. Sharma, P. *et al.* RF analysis of double-gate junctionless tunnel FET for wireless communication systems: A non-quasi static approach. *J. Electron. Mater.* **50**, 138–154. <https://doi.org/10.1007/s11664-020-08538-4> (2021).
27. Sentaurus Device User Guide. 2016. L-2016.09, in Synopsys Inc. Synopsys Company.
28. Khalil, T. A novel band-to-band tunneling junctionless carbon nanotube field-effect transistor with lightly doped pocket: Proposal, assessment, and quantum transport analysis. *Physica E Low Dimen. Syst. Nanostruct.* **128**, 114609. <https://doi.org/10.1016/j.physe.2020.114609> (2020).
29. Balraj, S. *et al.* Dielectric pocket double gate junctionless FET: A new MOS structure with improved subthreshold characteristics for low power VLSI applications. *J. Comput. Electron.* <https://doi.org/10.1007/s10825-016-0808-3> (2016).
30. Tripathi, S. L., Sinha, S. K. & Patel, G. S. Low-power efficient p+ Si_{0.7}Ge_{0.3} pocket junctionless SGTFFET with varying operating conditions. *J. Electron. Mater.* **49**, 4291–4299. <https://doi.org/10.1007/s11664-020-08145-3> (2020).
31. GaN, A Wikipedia site. Gallium nitride - Wikipedia
32. Zhou, S. Q. & Vantomme, A. Comparison of the properties of GaN grown on complex Si-based structures. *Appl. Phys. Lett.* **86**, 081912. <https://doi.org/10.1063/1.1868870> (2005).
33. Lee, J.-H. & Im, K.-S. Growth of high quality GaN on Si (111) substrate by using two-step growth method for vertical power devices application. *Crystals* **11**, 234. <https://doi.org/10.3390/cryst11030234> (2021).
34. Pal, S. & Jacob, C. a new substrate for GaN growth. *Bull. Mater. Sci.* **27**, 501–504. <https://doi.org/10.1007/BF02707276> (2004).
35. Hsu, L.-H. *et al.* Development of GaN HEMTs fabricated on silicon, silicon-on-insulator, and engineered substrates and the heterogeneous integration. *Micromachines*. **12**(10), 1159. <https://doi.org/10.3390/mi12101159> (2021).
36. C.-H. Chang, H.-T. Hsu, L.-C. Huang, C.-Y. Chiang, & E. Y. Chang, Fabrication of AlGaIn/GaN high electron mobility transistors (HEMTs) on silicon substrate with slant field plates using deep-UV lithography featuring 5W/mm power density at X-band, Asia Pacific Microwave Conference Proceedings, Kaohsiung, Taiwan, 941–943, (2012). <https://doi.org/10.1109/APMC.2012.6421785>.
37. Tanaka, A., Choi, W., Chen, R. & Dayeh, S. Si complies with GaN to overcome thermal mismatches for the heteroepitaxy of thick GaN on Si. *Adv. Mater.* **29**, 1702557. <https://doi.org/10.1002/adma.201702557> (2017).
38. GaN technology | Centre for Nano Science and Engineering (CeNSE), IISc
39. Power Conversion with GaN-on-Si Integrated Circuits-Technical Articles (eepower.com)
40. Samal, A., Tripathi, S. L. & Mohapatra, S. K. A journey from bulk MOSFET to 3 nm and beyond. *Trans. Electr. Electron. Mater.* **21**, 443–455. <https://doi.org/10.1007/s42341-020-00222-y> (2020).
41. Tripathi, S. L. & Patel, G. S. Design of low power Si_{0.7}Ge_{0.3} pocket junction-less tunnel FET using below 5 nm technology. *Wireless Pers. Commun.* **111**, 2167–2176. <https://doi.org/10.1007/s11277-019-06978-8> (2020).
42. Padilla, J. L. *et al.* Gate leakage tunneling impact on the InAs/GaSb heterojunction electron-hole bilayer tunneling field-effect transistor. *IEEE Trans. Electron Dev.* **65**(10), 4679–4686. <https://doi.org/10.1109/TED.2018.2866123> (2018).
43. Duan, X. *et al.* A high-performance gate engineered InGaIn dopingless tunnel FET. *IEEE Trans. Electron Dev.* **65**(3), 1223–1229. <https://doi.org/10.1109/TED.2018.2796848> (2018).
44. Anand, S. & Sarin, R. K. Hetero-material gate doping-less tunnel FET and its misalignment effects on analog/RF parameters. *J. Electron. Mater.* <https://doi.org/10.1007/s11664-018-6174-0> (2018).
45. Goswami J., Ganguly A., Ghosal A., & Banerjee J.P. A DC Analysis of Single-Gate TFET Using InAs as Channel Material. In: Acharyya A., Biswas A., Das P. (eds) Generation, Detection and Processing of Terahertz Signals. Lecture Notes in Electrical Engineering, 794, (2022). https://doi.org/10.1007/978-981-16-4947-9_10
46. Priya, L. Subthreshold modeling of triple material gate-all-around junctionless tunnel FET with germanium and high-K gate dielectric material. *Informacije MIDE M.* **48**(1), 53–62 (2018).
47. Penn State III-V Tunnel FET Model Manual - nanoHUB <https://nanohub.org/publications/serve>
48. Bae, W. CMOS inverter as analog circuit: An overview. *J. Low Power Electron. Appl.* **9**(3), 26. <https://doi.org/10.3390/jlpea9030026> (2019).
49. A. N. Kamenskih, The Research into Fault-Tolerant Design Usign Pass Transistor Logic, 2019 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus), 94–97, (2019). <https://doi.org/10.1109/EIConRus.2019.8656644>.
50. R. S. Durga, C. K. Rashmika, O. N. V. Madhumitha, D. G. Suveetha, B. Tanmai, & N. Mohankumar, Design and Synthesis of LFSR based Random Number Generator, 2020 Third International Conference on Smart Systems and Inventive Technology (ICSSIT), 438–442, (2020). <https://doi.org/10.1109/ICSSIT48917.2020.9214240>.
51. Hideo Okawara's Mixed Signal Lecture Series DSP-Based Testing – Fundamentals 50 PRBS (Pseudo Random Binary Sequence) ADVANTEST Corporation, (2013).
52. Goswami, Y., Ghosh, B. & Asthana, P. K. *RSC Adv.* **4**, 10762. <https://doi.org/10.1039/C4RA00538D> (2014).
53. Aghandeh, H. & Ziabari, S. A. S. *Superlattices Microstruct.* **111**, 103. <https://doi.org/10.1016/j.spmi.2017.06.018> (2017).
54. Power measurement with Cadence EDA: Power Measurement Guide (msu.edu)
55. S. Kang, S. V. Thyagarajan, & A. M. Niknejad, A 240GHz wideband QPSK transmitter in 65nm CMOS, 2014 IEEE Radio Frequency Integrated Circuits Symposium, 353–356, (2014). <https://doi.org/10.1109/RFIC.2014.6851740>.
56. Z. Ji, S. Zargham, & A. Liscidini, Low-power QPSK transmitter based on an injection-locked power amplifier, in ESSCIRC 2018-IEEE 44th European Solid State Circuits Conference (ESSCIRC), Dresden, Germany, 134–137, (2018). <https://doi.org/10.1109/ESSCIRC.2018.8494300>.

Author contributions

Lokesh, B.: Data curation, Writing - Original draft preparation, Conceptualization, Methodology & Investigation, Lakshmi, B.: Revision of the manuscript.

Competing interests

The authors declare no competing interests.

Additional information

Correspondence and requests for materials should be addressed to L.B.

Reprints and permissions information is available at www.nature.com/reprints.

Publisher's note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit <http://creativecommons.org/licenses/by/4.0/>.

© The Author(s) 2023