

2D MATERIALS

A longer-lasting memory in layered semiconductors

A volatile memory built by assembly of layered semiconductors into a van der Waals heterostructure gives longer refresh times and an opportunity to improve energy efficiency.

Thomas Szkopek

The evolution of electronics is largely driven by energy efficiency, from the adoption of solid-state devices in lieu of vacuum tubes, to the reduction of wiring length via transistor integration into a single substrate, to the myriad advances in solid-state device technology that have followed thereafter. The energy efficiency of electronics has spurred numerous fundamental works^{1,2}, and the quest for low-power devices is as important today as ever³ with the ubiquitous presence of electronics in modern life.

Now, writing in *Nature Nanotechnology*, Liu et al.⁴ report an energy-efficient memory composed of a van der Waals heterostructure with a short write time and a long refresh time that the authors refer to as a quasi-non-volatile memory. The work strikes a fine balance between the energy efficiency of non-volatile memory and the speed of volatile memory. Once information is written into an ideal non-volatile memory, no further energy is consumed. However, this stability typically comes at the cost of a long writing time. Engravings in stone steles are a fine example of a reliable, non-volatile memory. In contrast, a volatile memory is designed for fast writing speed but must be periodically refreshed. Each refresh operation costs energy, and the challenge therefore is to achieve a long time between refresh operations without incurring the cost of an unduly long writing time.

In a tour de force of van der Waals heterostructure assembly, Liu et al. have fabricated heterostructures made of two-dimensional HfS₂, MoS₂, WSe₂, and hBN flakes to create memory cells with a semi-floating gate transistor architecture⁵. The core of the structure is a field effect transistor with a semiconducting HfS₂ layer, WSe₂ channel and a highly insulating hBN gate dielectric. The semiconducting HfS₂ layer acts as a floating gate, storing the charge that corresponds to either a logical state 0 or logical state 1 (Fig. 1). Read-out of the memory cell is achieved through the shift in the threshold voltage of the WSe₂-hBN transistor, which is induced by the charge stored on the HfS₂ floating gate. Writing to




Fig. 1 | The floating gate memory of Liu et al. consists of a van der Waals heterostructure with WSe₂, MoS₂ and HfS₂ layers. The HfS₂ is the floating gate that stores the excess positive charge corresponding to a logical 1 state, while the absence of excess positive charge corresponds to a logical 0 state. The long refresh time arises from the diode action of the MoS₂/WSe₂ layers, reducing the leakage of charge from the floating gate down to a trickle.

the memory cell is achieved by injecting charge to the floating gate through a WSe₂-MoS₂ heterojunction that acts as a van der Waals diode. Charge can be injected under forward bias during the write operation, and charge leakage from the HfS₂ is reduced to a mere trickle under reverse bias.

The presented quasi-non-volatile memory was shown to have a refresh time of 10 ms, more than 150 times longer than a typical refresh time of dynamic random access memory essential to computer cores. The write time of the memory of Liu et al. is nonetheless comparable to the typical 10 ns write time of dynamic random access memory. This feat was achieved through exquisite voltage control of the charge carrier confinement in van der Waals heterostructures.

The work serves as a demonstration of the versatility and utility of van der Waals heterostructures. There are hundreds of experimentally known layered materials^{6,7}, with a recent theoretical study⁸ suggesting that there are over 1,000 layered materials that can be easily exfoliated. This opens a vast design space for van der Waals heterostructures, which researchers have only begun to map out.

Looking to the future, the most daunting challenge to the adoption of van der

Waals heterostructures in the electronics industry is the development of methods for wafer-scale synthesis. Artisanal, manual assembly of heterostructures has enabled demonstration of the quasi-non-volatile memory. Bringing this work out of the laboratory and into next-generation, energy-efficient electronics requires significant advances in the manufacture of van der Waals heterostructures. □

Thomas Szkopek

Department of Electrical and Computer Engineering,
McGill University, Montréal, Canada.
e-mail: thomas.szkopek@mcgill.ca

Published online: 4 May 2018
<https://doi.org/10.1038/s41565-018-0132-0>

References

- Landauer, R. *IBM J. Res. Dev.* **5**, 183–191 (1961).
- Bennett, C. H. *Int. J. Theor. Phys.* **21**, 905–940 (1982).
- Theis, T. N. & Wong, H. S. P. *Comput. Sci. Eng.* **19**, 41–50 (2017).
- Liu, C. et al. *Nat. Nanotech.* <https://doi.org/10.1038/s41565-018-0102-6> (2018).
- Wang, P. F. et al. *Science* **341**, 640–643 (2013).
- Lee, P. A. (ed.) *Optical and Electrical Properties, Physics and Chemistry of Materials with Layered Structures* Vol. 4 (Springer Netherlands, Dordrecht, 1976).
- Grasso, V. (ed.) *Electronic Structure and Electronic Transitions in Layered Materials* Vol. 7 (Springer Netherlands, Dordrecht, 1986).
- Mounet, N. et al. *Nat. Nanotech.* **13**, 246–252 (2018).