

ARTICLE

Received 4 Jun 2014 | Accepted 4 Sep 2014 | Published 8 Oct 2014

DOI: 10.1038/ncomms6143

Few-layer molybdenum disulfide transistors and circuits for high-speed flexible electronics

Rui Cheng¹, Shan Jiang², Yu Chen¹, Yuan Liu¹, Nathan Weiss¹, Hung-Chieh Cheng¹, Hao Wu¹, Yu Huang^{1,3} & Xiangfeng Duan^{2,3}

Two-dimensional layered materials, such as molybdenum disulfide, are emerging as an exciting material system for future electronics due to their unique electronic properties and atomically thin geometry. Here we report a systematic investigation of MoS₂ transistors with optimized contact and device geometry, to achieve self-aligned devices with performance including an intrinsic gain over 30, an intrinsic cut-off frequency f_T up to 42 GHz and a maximum oscillation frequency f_{MAX} up to 50 GHz, exceeding the reported values for MoS₂ transistors to date ($f_T \sim 0.9$ GHz, $f_{MAX} \sim 1$ GHz). Our results show that logic inverters or radio frequency amplifiers can be formed by integrating multiple MoS₂ transistors on quartz or flexible substrates with voltage gain in the gigahertz regime. This study demonstrates the potential of two-dimensional layered semiconductors for high-speed flexible electronics.

¹Department of Materials Science and Engineering, University of California, Los Angeles, California 90095, USA. ²Department of Chemistry and Biochemistry, University of California, Los Angeles, California 90095, USA. ³California Nanosystems Institute, University of California, Los Angeles, California 90095, USA. Correspondence and requests for materials should be addressed to Y.H. (email: yhuang@seas.ucla.edu) or to X.D. (email: xduan@chem.ucla.edu).

Two-dimensional layered materials (2DLMs), such as graphene or molybdenum disulfide (MoS_2), are emerging as an exciting material system for future electronics due to their unique electronic properties and atomically thin geometry^{1–8}. Graphene has been explored for ultrahigh-speed transistors with the intrinsic cut-off frequency exceeding 400 GHz⁹, but typically with insufficient current on–off ratio and little voltage gain due to its zero band gap semimetal nature. Alternatively, the semiconducting MoS_2 has recently drawn considerable interest for overcoming these disadvantages of graphene to enable atomically thin transistors with high on–off ratio and intrinsic voltage gain^{10–17}.

A single layer of MoS_2 consists of a layer of Mo atoms sandwiched between two layers of S atoms. As a 2D material, it shares many interesting characteristics of the well-known graphene such as atomically thin thickness, excellent electronic properties, high mechanical flexibility and partial optical transparency^{1,3}. With a direct band gap of 1.8 eV (refs 7,8), it overcomes the key shortcomings of graphene for electronic applications—the lack of band gap and unsatisfying current saturation¹⁸. 2D electronics based on single- or few-layer MoS_2 represents the ultimate limit of thickness for pushing the limits of the Moore's law. With a larger band gap than silicon and atomically thin geometry, MoS_2 is also advantageous for suppressing the source-to-drain tunnelling current in ultra-short transistors at the scaling limit and offers superior immunity to short-channel effects¹⁹. Moreover, MoS_2 and other transition metal dichalcogenide (TMD) materials are attractive as an alternative material for low-cost flexible electronics that is currently dominated by amorphous silicon, organic semiconductors or low-temperature-processed oxide semiconductors with carrier mobilities typically below $10 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ^{20–24}. Finally, with a 2D geometry, the atomically thin TMD may also offer excellent scalability for large scale integration, much like conventional planar electronics.

A key step to realize the electronic application using 2DLMs is the demonstration of integrated circuits functioning in the gigahertz frequency regime. However, the MoS_2 circuits reported to date can only function in a few megahertz or even lower frequency regime^{10,12,13,25}. The difficulties in integrating high-quality dielectrics and performing subtractive lithography on atomically thin materials have prevented achieving 2DLMs transistors with optimized device geometry and performance^{26–29}. It is a well-recognized challenge to integrate dielectrics with graphene because of the intrinsic incompatibility of graphene with typical oxide dielectrics or their deposition processes²⁶. Despite several attempts to date^{3,27–29}, the integration of high-quality high- k dielectrics on TMDs such as MoS_2 is facing a similar challenge^{27,29}. Furthermore, another significant challenge to achieve high-performance devices based on these atomically thin materials is their intrinsic incompatibility with the conventional subtractive lithography processes (for example, various plasma etching) that can severely damage the atomic structure and degrade the electronic properties.

Here we report the state-of-the-art MoS_2 transistors by using an additive lithography approach to integrate few-layer MoS_2 with transferred gate stacks⁹. The transfer-gate strategy can allow for a damage-free process to integrate MoS_2 with high-quality dielectrics and self-aligned gate to achieve MoS_2 transistors with optimized device geometry and performance, including excellent on–off ratio, current saturation and an intrinsic gain over 30. On-chip microwave measurements demonstrate a highest intrinsic cut-off frequency f_T of 42 GHz and a maximum oscillation frequency f_{MAX} of 50 GHz. Furthermore, we have, for the first time, demonstrated the integration of multiple MoS_2 transistors on quartz and flexible substrates to form a logic inverter or radio

frequency (RF) amplifier with voltage gain up to the gigahertz regime.

Results

Device fabrication. Our initial studies are based on mechanically exfoliated few-layer MoS_2 flakes on Si/SiO_2 (300 nm) substrate, which were characterized by using optical microscope, atomic force microscopy and Raman spectroscopy (Supplementary Fig. 1)^{2,3,30}. The same process should be applicable to the large-area MoS_2 or other 2DLMs grown by chemical vapour deposition approach. The gate stacks—metal bars wrapped in dielectrics—were first patterned on a sacrificial substrate, and then transferred onto the few-layer MoS_2 (see Methods and Supplementary Fig. 2 for further details)⁹. Following electron (E)-beam lithography, a metallization (titanium (50 nm)/gold (50 nm)) process was used to define the external source, drain and gate electrodes. A thin layer of Ni/Au (5 nm/10 nm) was then deposited to form the self-aligned source and drain electrodes with minimized access resistance or parasitic capacitance^{9,31} (Fig. 1a). Figure 1b shows a scanning electron microscopy (SEM) image of the top view of top-gated dual-channel self-aligned MoS_2 field-effect transistors (FETs). The cross-sectional transmission electron microscope (TEM) image shows that the self-aligned source and drain electrodes are well separated and precisely positioned next to the gate spacer dielectrics (Fig. 1c). High-resolution TEM image shows an eight-layer MoS_2 flake with clear interface between the transferred gate stack and MoS_2 surface (Fig. 1d). Since phonon scattering and roughness scattering can severely degrade the mobilities in atomically thin 2D materials, a high-quality high- k dielectric with clean interface can screen the scattering and enhance the mobility of MoS_2 devices³.

d.c. performance. The basic electronic properties of MoS_2 FETs were first probed using standard back-gate devices on Si/SiO_2 substrate (without top-gate). The transfer characteristics are determined by measuring the drain-source current I_{ds} as a function of the back-gate voltage V_{BG} at a fixed drain voltage V_{ds} (Fig. 2a). The field-effect mobility of the device can be derived using $\mu = (dI_{\text{ds}}/dV_{\text{BG}}) \cdot (L/(W \cdot C_0 \cdot V_{\text{ds}}))$, where channel length $L = 1 \mu\text{m}$, channel width $W = 4 \mu\text{m}$ and back-gate capacitance $C_0 = \epsilon_0 \epsilon_r/d = 11.5 \text{ nF cm}^{-2}$. A field-effect mobility of $\mu = 170 \text{ cm}^2 (\text{V s})^{-1}$ at a drain voltage of $V_{\text{ds}} = 0.5 \text{ V}$ can be derived from the transconductance curve shown in left axis of Fig. 2a. This value is comparable to the best mobility values reported for MoS_2 FETs to date^{1,3,5}.

To evaluate the layer thickness-dependent electronic properties, we have measured more than 40 MoS_2 devices in back-gate configurations. In general, a thinner MoS_2 can usually offer a lower off-state current, but a thicker one has a larger on-state current¹⁰ (Supplementary Fig. 3). The origin of the thickness dependence of MoS_2 FET performance is a complicated issue and may be partly attributed to partial screening of electric field by the bottom layers, interlayer resistance³² and/or Coulomb scattering effect from the substrate³³. For even thicker MoS_2 ($> 20 \text{ nm}$), the back gate can hardly turn the channel on or off due to the increasing screening effect of the bottom layers³⁴. A plot of mobility versus thickness shows that a MoS_2 with a thickness between 2 and 7 nm exhibits both the high mobility and high on–off ratio (Fig. 2b). Therefore, we have mainly focused on the MoS_2 flakes with a thickness between 2 and 7 nm for the fabrication of high-performance MoS_2 FETs in the following studies.

To probe the performance limit of few-layer MoS_2 FETs, we have fabricated top-gated short-channel devices with self-aligned source and drain electrodes (Ni/Au) to minimize the access




Figure 1 | Schematic illustration and characterization of the self-aligned MoS₂ transistors. (a) A schematic illustration of a dual-channel self-aligned MoS₂ FETs with transferred gate stacks, and the inset shows the schematic cross-section of the self-aligned device. (b) The SEM image of MoS₂ FETs with transferred gate stacks. Scale bar, 5 μm. (c) The cross-sectional TEM image of a typical self-aligned device. Scale bar, 50 nm. (d) HRTEM image of the interface between MoS₂ and the transferred gate stack. Scale bar, 3 nm.




Figure 2 | Room-temperature d.c. characterizations of the self-aligned MoS₂ transistors. (a) The I_{ds} - V_{BG} transfer characteristics and the corresponding transconductance of the device at 0.5 V bias voltage for the 1 μm channel length back-gated MoS₂ transistor. (b) The distribution of MoS₂ transistor mobility and on-off ratio in back-gate configuration versus thickness of MoS₂. (c) I_{ds} - V_{ds} output characteristics at various gate voltages (V_{TG} from -2 to 4 V) for a 116 nm channel length top-gated MoS₂ transistor with self-aligned source and drain electrodes. (d) The I_{ds} - V_{TG} transfer characteristics at different bias voltage for a 116 nm channel length top-gate configuration MoS₂ transistor with self-aligned source and drain electrodes (V_{ds} = 1, 2, 3, 4 and 5 V). (e) The corresponding transconductance of the MoS₂ transistor shown in d at different bias voltage. (f) The distribution of on-state current and transconductance at V_{sd} = 1 V versus channel length in top-gated MoS₂ transistors with self-aligned source and drain electrodes.

resistance and parasitic capacitance. The output characteristics of a 116 nm channel length self-aligned MoS₂ transistor were measured at various top-gate voltages (Fig. 2c). The I_{ds} - V_{ds} curve shows linear behaviour at low bias voltages, suggesting that the self-aligned Ni/Au thin film forms Ohmic contacts with MoS₂ (ref. 31). We have also performed temperature-dependent measurement and a perfect linear I_{ds} - V_{ds} curve is observed at

30 K, demonstrating that the MoS₂ metal contact barrier is much smaller than 2.6 meV and negligible at room temperature (see Supplementary Fig. 4). Significantly, a clear current saturation is observed at high source-drain bias, which is difficult to achieve in graphene transistors with such a short channel length. The drain-source conductance $g_{ds} = dI_{ds}/dV_{ds}$ is close to zero in this region of operation (see Supplementary Fig. 5). Current saturation is a

very important parameter for achieving maximum possible operating speeds³⁵.

The transfer characteristics (I_{ds} – V_{TG} curves) of the same device were measured at different drain bias (Fig. 2d). Our study shows typical n-type FET characteristics with the threshold voltage located at around -2 V. Importantly, an on/off ratio exceeding 10^7 is achieved in this device, sufficient for typical logic circuits³⁶, which cannot be achieved in graphene-based devices. The subthreshold swing, defined as $S = (dV_{TG}/d(\log I_{ds}))$, $S = 158$ mV per dec can be extracted at $V_{ds} = 1$ V. In conventional metal–oxide–semiconductor field-effect transistors, the subthreshold swing depends on the ratio of gate capacitance to the other parasitic capacitance such as interface trap-state capacitance, and has a theoretical limit of 60 mV per dec at room temperature. A steep subthreshold swing is generally desirable for low-power operation. The transconductance, defined as $g_m = dI_{ds}/dV_{TG}$, can also be derived from I_{ds} – V_{TG} characteristics' curves (Fig. 2e). A peak scaled transconductance of $60 \mu S \mu m^{-1}$ is obtained at $V_{ds} = 5$ V, which represents the highest transconductance value reported for MoS₂ FETs to date³⁷.

The ratio of transconductance to drain-source conductance defines the intrinsic gain ($A = g_m/g_{ds}$), which is an important figure of merit representing the highest achievable gain in a single transistor¹⁸. With record high values of transconductance ($g_m = 60 \mu S \mu m^{-1}$ for $V_{ds} = 5$ V) and clear current saturation ($g_{ds} < 2 \mu S \mu m^{-1}$ under the same source-drain and gate bias), an intrinsic gain over 30 can be achieved in the 116 nm MoS₂ transistors (Supplementary Fig. 5). This is in stark contrast to graphene transistors with similar channel length in which intrinsic gain cannot be achieved due to little current saturation in output characteristics. Such high intrinsic gain observed in the MoS₂ transistors can address the critical limit of graphene-based transistors to open up exciting potential for both digital and analogue applications with voltage gain.

We have also studied the self-aligned MoS₂ transistors with variable channel lengths. The I_{ds} – V_{TG} transfer curves were measured from more than 30 devices with self-aligned gate lengths ranging from 68 nm to 1 μm . The distributions of on-state current and transconductance with different channel lengths were extracted from the I_{ds} – V_{TG} transfer curves. In general, both the on-state current and the transconductance increase with decreasing channel length (Fig. 2f), suggesting that the MoS₂ channel dominates the charge transport and the self-aligned Ni/Au contacts form good contacts with MoS₂. The contact resistance of Ni/Au contact can be measured by using transfer length method (Supplementary Fig. 6). An on-state contact resistance (the contact resistance when the device is switched on by a positive gate voltage) as low as $2.5 \text{ k}\Omega \mu m$ can be extracted in the Ni/Au contact MoS₂ device. The total resistance of a 68 nm channel length MoS₂ transistor is $\sim 15 \text{ k}\Omega \mu m$ under working condition, indicating that the contact resistance does not dominate the transport property of MoS₂ device. This is different from graphene devices, in which the channel resistance ($\sim 30 \Omega \mu m$) is much smaller than the contact resistance ($\sim 200 \Omega \mu m$)⁹.

RF performance. The above discussions clearly demonstrate that our self-aligned devices exhibit the best d.c. performance achieved in MoS₂ FETs to date. To further evaluate the RF performance, we have conducted the on-chip microwave measurements to determine the cut-off frequency (f_T), using an Agilent 8361A network analyzer in the range of 50 MHz–30 GHz. The MoS₂ transistors for RF measurement were fabricated on highly resistive silicon substrate ($> 18,000 \Omega \text{ cm}$) to minimize the parasitic capacitance. To accurately assess the intrinsic f_T value, careful de-embedding procedures were performed using the exact pad

layout as 'open' and 'short' structures on the same chip (see Methods for further details)^{9,38–42}. The de-embedded S parameters constitute a complete set of coefficients describing intrinsic input and output behaviour of MoS₂ transistors. The small-signal current gain $|h_{21}|$ extracted from the measured S parameters exhibits a typical $1/f$ frequency dependence expected for an ideal FET (Fig. 3a). The linear fit yields cut-off frequencies $f_T = 13.5$, 26 and 42 GHz for the transistors under a d.c. bias of 5 V with channel lengths of 216 nm (blue triangle in Fig. 3a), 116 nm (red circle) and 68 nm (black square), respectively. These values were further verified by using Gummel's approach (Fig. 3a, inset)⁴³. To the best of our knowledge, the observed f_T value of 42 GHz is the highest cut-off frequency obtained in all TMD-based transistors reported to date, far exceeding the best values reported previously (0.9 GHz)⁴⁴.

To further investigate the reproducibility of our approach and examine the length-scaling relationship, we have systematically examined more than 20 MoS₂ transistors of variable channel lengths (Fig. 3b). In general, the peak cut-off frequencies follow $1/L$ dependence. A similar $1/L$ dependence is usually observed in short-channel conventional Si and III–V FETs, which is mainly due to the nearly constant effective carrier velocity obtained by reaching the saturation velocity of the channel material⁴⁵. Similarly, the $1/L$ scaling trend observed in our devices is originated from carrier velocity saturation, which is different from that in graphene devices that are limited by contact resistance⁹ (see Supplementary Fig. 6). The saturation velocity of carriers in our MoS₂ transistor can be estimated by using the equation:

$$V_{\text{sat}} = \frac{L}{\tau} = \frac{L}{1/2\pi f_T} = 2\pi f_T \times L \quad (1)$$

where L is the channel length (68 nm), τ is the carrier transit time and f_T is the intrinsic cut-off frequency (42 GHz). On the basis of this relationship, we can extract the saturation velocity $V_{\text{sat}} \sim 1.8 \times 10^6 \text{ cm s}^{-1}$, which is consistent with previous studies⁴⁶. The operation of our MoS₂ devices in the saturation region is very important for achieving maximum possible operating speeds and stable operation of linear amplifiers^{35,47}. We believe that the RF performance of our device can be further enhanced by further optimizing the contact resistance and/or improving gate coupling.

In addition to cut-off frequency (f_T), maximum oscillation frequency (f_{MAX}), defined as the frequency at which the power gain is equal to one, is another important figure of merit defining the RF performance of a transistor. The maximum available gain was extracted from the measured S parameters (Fig. 3c). Importantly, f_{MAX} of 16, 34 and 50 GHz can be achieved in MoS₂ transistors under a d.c. bias of 5 V with channel lengths of 216 nm (blue triangle), 116 nm (red circle) and 68 nm (black square), respectively. These values greatly exceed the best f_{MAX} values reported for MoS₂ transistors to date (~ 1 GHz)⁴⁴. To the best of our knowledge, this is also the highest maximum oscillation frequency obtained in any TMD-based material to date. Similar to the case of f_T , f_{MAX} possesses a monotonic behaviour when the channel length decreases (Fig. 3d). However, the trend of f_{MAX} does not follow the $1/L$ dependence. This can be attributed to the competing contributions from f_T , gate resistance and output conductance g_{ds} as the gate length decreases. The power gain performance of the MoS₂ devices may be further improved by improving the MoS₂ crystal quality, reducing substrate/environmental scattering, decreasing the gate resistance by using T-gate and/or improving the saturation behaviour of the MoS₂ devices through gate dielectric downscaling.




Figure 3 | RF performance of the self-aligned MoS₂ transistors. (a) Small-signal current gain $|h_{21}|$ versus frequency for three devices with a channel length of 216 nm (blue), 116 nm (red) and 68 nm (black) at room temperature. The cut-off frequencies are 13.5, 26 and 42 GHz at a d.c. bias of 5 V and gate bias of 2.1, 2.3 and 1.9 V, respectively. (b) Peak f_T as a function of gate length from over 20 MoS₂ FETs. (c) Maximum available gain (MAG) versus frequency for three devices shown in a with a channel length of 216 nm (blue), 116 nm (red) and 68 nm (black) at room temperature. The maximum oscillation frequency (f_{MAX}) are 16, 34 and 50 GHz at a d.c. bias of 5 V and gate bias of 2.1, 2.3 and 1.9 V, respectively. (d) Peak f_{MAX} as a function of gate length from over 20 MoS₂ FETs.

We have also measured the RF performance of our devices on highly resistive silicon substrate without de-embedding procedure. A cut-off frequency (f_T) of 1.3 GHz and a maximum oscillation frequency (f_{MAX}) of 1.5 GHz are achieved for a 68 nm channel length MoS₂ transistor (see Supplementary Fig. 7), which is greatly lower than the de-embedded values. This large difference was commonly seen in previous studies of graphene transistors on silicon substrates^{38,40}, and can be largely attributed to relatively large parasitic pad capacitance on silicon substrate. To further validate the de-embedding procedure, we have carefully analysed the S parameters and derived the device component values (including gate-source capacitance, gate-drain capacitance, transconductance, source resistance and drain resistance; Supplementary Table 1). The RF measurement-derived component values are highly consistent with those obtained from the d.c. measurements and finite element simulations (Supplementary Fig. 8), confirming the validity of the RF measurements and the de-embedding procedures. Importantly, the parasitic pad capacitance can be greatly reduced by fabricating the device on insulating glass substrate, with which an extrinsic cut-off frequency of 10.2 GHz and a maximum oscillation frequency of 14.5 GHz have been achieved without de-embedding procedures (see Supplementary Fig. 7b).

RF circuits on quartz. With excellent on-off current ratio, intrinsic gain, intrinsic cut-off frequency, power gain performance, as well as high extrinsic cut-off and maximum oscillation frequency on quartz substrate, the MoS₂ transistors can be used to construct the digital and analogue electronics in the gigahertz regime. To this end, we have fabricated an inverter circuit by connecting an enhancement-mode (E-mode) MoS₂ transistor with a resistor (formed by connecting the gate of a transistor

directly to source electrode; Fig. 4a). To minimize the parasitic capacitance for high-frequency measurement, the inverter circuit was fabricated on quartz substrate. An inverter circuit is a basic logic element that outputs a voltage representing the opposite logic level to its input. The quality of a logic inverter is often evaluated using its voltage transfer curve (Fig. 4b), which is a plot of input voltage versus output voltage. The slope of the transition region in the transfer curve defines voltage gain. Importantly, a voltage gain > 10 is achieved in our MoS₂-based inverter circuit (Fig. 4b). The achievement of a larger than unity gain demonstrates that the self-aligned MoS₂ devices can be used for the fabrication of integrated circuits for high-performance logic operations at room temperature.

Although MoS₂ transistor-based circuits have been demonstrated previously, these circuits typically operate within a few megahertz or even lower frequency regime^{10,12,13,44}. With excellent d.c. performance and minimized parasitic capacitance on quartz substrate, our MoS₂ transistors can be readily used to construct RF circuits up to the gigahertz frequency regime. For example, with input signal of 200 MHz square wave applied to the input electrode of our MoS₂ inverter, an inverted signal with a relative voltage gain of 2 (6 dB) can be obtained at an operating frequency of 200 MHz without any noticeable delay (Fig. 4c). It is important to note that our inverter performance does not exclude any parasitic capacitances (such as C_{pg} , C_{pd} and so on) or series resistance, which highly depend on the exact circuit design. An optimized circuit design, a thinner dielectric layer or a larger bias can further improve the high-frequency performance of MoS₂-based inverters.

With much higher voltage gain than graphene transistors, the MoS₂ transistors can also be used to construct RF amplifiers (Fig. 4d). The amplifier is obtained by integrating two transistors in series, where the upper one acts as a 'load' and the lower one




Figure 4 | Gigahertz logic inverter and signal amplifier based on MoS₂ transistors on quartz substrate. (a) Schematic illustration of an integrated logic inverter made with two MoS₂ transistors. (b) Output voltage (left axis) and voltage gain (right axis) of the integrated logic MoS₂ inverter as a function of the input voltage, highlighting a voltage gain >10. The inset shows an optical image of an integrated logic inverter on quartz substrate. (c) Input (black) and output (red) signals of the few-layer MoS₂ inverter under a d.c. bias of 5 V. The input signal is a 200 MHz square wave signal with amplitude of 100 mV and -1.3 V d.c. gate bias. The output signal is shifted in phase by 180° with a gain of 2 over the input signal. (d) Schematic of an integrated RF amplifier made by integrating two MoS₂ FETs. (e) Sinusoidal input signal (100 MHz; black) coupled with -0.5 V d.c. gate bias, and the output signal with a voltage gain of 2. (f) Sinusoidal input signal (1 GHz; black) coupled with -0.5 V d.c. gate bias, and the output signal with a voltage gain of 1.07. The d.c. bias applied on the amplifier is -6 V. (g) The frequency dependence of the small-signal voltage gain in few-layer MoS₂ amplifier. (h) Propagation delay of few-layer MoS₂ amplifier. The input signal (black) has a rise time of 210 ps and output signal (red) has a rise time of 580 ps. (i) Simulation of the propagation delay based on the frequency-dependent gain of few-layer MoS₂ amplifier.

acts as an active ‘switch’. The gate of ‘switch’ transistor acts as input, whereas the gate of the ‘load’ transistor is connected to the central lead and acts as the output. To maximize the performance of the amplifier, the power supply of the amplifier is set at -6 V. A small sinusoidal signal V_{IN} is superimposed on the d.c. bias V_g via a bias-T. The output signal V_{OUT} is connected to and monitored by an oscilloscope via a d.c. blocker. When a 100 MHz sinusoidal wave with amplitude of 100 mV peak-to-peak voltage was applied on the input electrode, a sinusoidal wave with larger amplitude can be observed in the output signal (Fig. 4e). Comparing the output signal versus the input signal, a relative voltage gain of 2 can be achieved. Furthermore, the amplifier exhibited a larger than unity gain (1.07) with an input of sinusoidal wave with a frequency of 1 GHz (Fig. 4f), demonstrating that our amplifier can work in the gigahertz regime with voltage gain, which is advantageous over graphene transistors with which the voltage gain is lacking due to the lack of current saturation. We have performed measurements from 60 MHz to 1.5 GHz and determined the relative voltage gain of our amplifier versus the frequency (Fig. 4g). It is clear that our amplifier preserves the relative voltage gain equal to 2 (6 dB) up to 500 MHz, and retains a relative voltage gain >1 at 1 GHz.

The propagation delay of MoS₂ amplifier can be probed by applying a square wave generated by an arbitrary waveform generator on the input electrode and measuring the output

voltage response by using an oscilloscope. When an input signal with a rise time of 210 ps was applied on the input electrode of our MoS₂ amplifier, an output voltage with a rise time of 580 ps was captured by the oscilloscope (Fig. 4h). Considering the delay of input signal, a propagation delay of 370 ps is observed in our MoS₂ amplifier. A square wave is a non-sinusoidal periodic waveform, which can be represented as an infinite summation of sinusoidal waves. By considering the gain for each component of sinusoidal wave, we can simulate the output signal of the propagation delay measurement (detailed calculation in Supplementary Note 1). Importantly, the simulated output signal matches well with the experimental results, indicating the proper functionality of our MoS₂ amplifier in the gigahertz regime (Fig. 4i).

Flexible RF circuits. 2DLMs are promising candidates for both flexible and stretchable electronics applications, such as low-power, high-frequency electronics, optoelectronics and integrated systems^{48,49}. Graphene has been widely speculated for high-performance flexible electronics due to its extremely high carrier mobility and excellent mechanical properties^{50,51}, but is limited by its semimetal nature and the lack of intrinsic voltage gain. With excellent semiconducting characteristics and few-atomic thickness, MoS₂ is considered an attractive material for




Figure 5 | Flexible MoS₂ transistors, integrated logic inverter and RF amplifier. (a) A photograph of MoS₂ circuits on flexible substrate. (b) The I_{ds} - V_{TG} transfer characteristics of the device at 2 V bias voltage for the 100 nm channel length top-gated MoS₂ transistor on flexible substrate. (c) Output voltage (left axis) and the voltage gain (right axis) of the MoS₂-based integrated logic inverter as a function of the input voltage under a d.c. bias of 5 V. (d) Small-signal current gain ($|h_{21}|$), Mason's unilateral power gain (U) and maximum available gain (MAG) versus frequency for a 68 nm channel length MoS₂ transistor on flexible substrate at a d.c. bias of 8 V and top-gate bias of 3.7 V. (e) A 300 MHz sinusoidal input signal (black) coupled with 1.2 V d.c. gate bias, and the output signal shows a voltage gain of 1.05. (f) Propagation delay of few-layer MoS₂ inverter. The input signal (black) has a rise time of 0.2 ns and the output signal (red) has a rise time of 2.2 ns.

high-speed flexible electronics. MoS₂ has been explored for flexible transistors, but typically in d.c. regime to date^{11,52,53}. Importantly, our fabrication approach can be readily applied onto flexible substrate to enable high-performance MoS₂ transistors for low-power flexible electronics (Fig. 5a). The self-aligned MoS₂ transistors on flexible substrate (polyimide; see Methods) exhibit a similar performance with a highest current density of $48 \mu\text{A} \mu\text{m}^{-1}$ (at $V_{ds} = 2$ V) achieved in a 116 nm channel length MoS₂ transistor on flexible substrate (Fig. 5b), greatly exceeding the recent published results¹¹. Repeated bending of the MoS₂ transistors (radius of curvature 5 mm) for 1,000 cycles does not apparently affect the performance of the devices (Supplementary Fig. 9). An inverter circuit made from MoS₂ transistors on polyimide substrate exhibits a very sharp transition with a voltage gain ~ 9 (Fig. 5c).

We have further tested the intrinsic RF performance by measuring the intrinsic cut-off frequency (f_T) and maximum oscillation frequency (f_{MAX}) of the MoS₂ FETs on flexible substrate. An intrinsic cut-off frequency (f_T) of 13.5 GHz and maximum oscillation frequency (f_{MAX}) of 10.5 GHz are achieved in a 68 nm MoS₂ FET (Fig. 5d), which is lower than those on Si/SiO₂ and quartz (Supplementary Table 2). The lower performance on the plastic substrate may be largely attributed to substrate roughness that could partly degrade the charge transport properties in these atomically thin materials. Moreover, an extrinsic cut-off frequency of 4.7 GHz and a maximum oscillation frequency of 5.4 GHz have been achieved without de-embedding procedures (see Supplementary Fig. 7c). Taking a step forward, we have also constructed an RF amplifier on flexible substrate based on self-aligned MoS₂ transistors with a channel length of 116 nm and determined its output characteristics. A larger than unity relative voltage gain was observed in the output signal for a 300 MHz sinusoidal input signal (Fig. 5e). Our study represents the first demonstration of MoS₂ circuits on flexible substrate, and as far as we know, there is yet no report of flexible graphene RF circuits with voltage gain above 1 MHz to date. To measure the propagation delay of MoS₂-based circuits on flexible

substrate, a MoS₂-based inverter was fabricated using two MoS₂ FETs with a channel length of 116 nm. The propagation delay of MoS₂ amplifier on flexible substrate was measured by applying an input signal with a rise time of 0.2 ns on the input electrode of MoS₂-based inverter (Fig. 5f, black curve). An inverted output voltage with a rise time of 2.2 ns was captured by the oscilloscope (Fig. 5f, red curve). Together, a propagation delay of 2 ns is achieved in our MoS₂ amplifier on flexible substrate, demonstrating the potential of MoS₂ transistors for flexible RF applications.

Discussion

In summary, we have demonstrated the best-performed few-layer MoS₂ transistors to date with on-off ratio over 10^7 , intrinsic gain up to 30, intrinsic cut-off frequency up to 42 GHz and maximum power gain performance up to 50 GHz. Importantly, with an intrinsic band gap, the MoS₂-based transistors can offer several advantages compared with the graphene transistors, including large on/off ratio, excellent current saturation and large intrinsic gain. Exploiting these unique advantages, we have demonstrated that the few-layer MoS₂ transistors can be used to construct functional circuits, including logic inverter and RF amplifier, operating in the gigahertz regime with voltage gain, which is difficult to achieve in graphene-based RF circuit. Our study demonstrates the first MoS₂-based circuits with current saturation and voltage gain in the gigahertz regime. It represents an important milestone in applying 2DLMs for high-performance electronics, particularly flexible electronics.

To properly evaluate the potential of atomically thin MoS₂ for high-speed electronics, it is also useful to compare the RF performance of our MoS₂ transistors with those of graphene and traditional silicon/group III-V semiconductor devices. In general, because of much lower carrier mobility, the highest intrinsic cut-off frequency (f_T) achieved in MoS₂ (42 GHz) is much lower than that in graphene (up to 427 GHz)⁹. On the other hand, with an intrinsic band gap, the MoS₂ transistors can exhibit much larger on/off ratio, less power consumption and better current

saturation behaviour. As a result, the maximum oscillation frequency (f_{MAX}) of 50 GHz of the best MoS₂ devices is nearly comparable to that of the best graphene devices ($f_{\text{MAX}} = 70\text{--}105\text{ GHz}$)^{54,55}. The achievement of comparable f_{MAX} in MoS₂ with much lower carrier mobility is very notable in the context of 2D electronic materials. Comparing with traditional semiconductors, the RF behaviour of the MoS₂ transistors is only $\sim 1/5$ th of silicon-on-insulator CMOS technology ($f_{\text{T}} = 208\text{ GHz}$ and $f_{\text{MAX}} = 243\text{ GHz}$) with similar gate length (50 nm)⁵⁶, and $\sim 1/10$ th of typical group III–V devices⁴³. At this stage, the MoS₂ transistors cannot compete with traditional silicon or III–V semiconductor technology due to the limitation of the carrier mobility. Nonetheless, considering its much shorter development history than these traditional mature materials, we believe that the performance of MoS₂ or other 2DLM device could be further improved in future studies by reducing the substrate scattering or improving the gate coupling. The atomically thin MoS₂ may represent an interesting alternative for high-speed low-power electronics with excellent potential for the ultimate device scaling due to its atomically thin thickness and superior immunity to short-channel effect³¹.

In particular, with the atomically thin carrier transport region and exceptional mechanical strength, these TMD materials may be readily applied onto bendable substrate and are particularly promising for flexible or wearable electronics. It is important to note the maximum oscillation frequency obtained in flexible MoS₂ transistor that here (10.5 GHz) exceeds the best value achieved in graphene flexible transistors ($f_{\text{MAX}} \sim 3.7\text{ GHz}$)⁵⁷ even though a 25 GHz cut-off frequency has been achieved in graphene FET on flexible substrate⁵¹. The RF performance of our MoS₂ transistors on flexible substrate is also comparable to the best-performed transferred silicon nanomembrane ($f_{\text{T}} = 3.8\text{ GHz}$ and $f_{\text{MAX}} = 12\text{ GHz}$)⁵⁸ or transferred III–V nanowire FETs ($f_{\text{T}} = 1\text{ GHz}$ and $f_{\text{MAX}} = 1.8\text{ GHz}$)⁵⁹ on flexible substrate, but is worse than transferred III–V material ($f_{\text{T}} = 105\text{ GHz}$ and $f_{\text{MAX}} = 22.9\text{ GHz}$)⁶⁰. On the other hand, with the continued progress in the chemical vapour deposition growth of large-area TMDs, the 2D geometry of the TMD material may also offer better scalability for large-area application than other lower-dimensional materials (for example, nanowires used for flexible electronics) or lower-cost alternative to traditional III–V materials.

Methods

Device fabrication. Few-layer MoS₂ flakes are mechanically exfoliated onto Si/SiO₂ (300 nm), quartz or flexible substrates. The gate stacks—metal bars wrapped in dielectrics—are first patterned on a sacrificial substrate, and then transferred onto the few-layer MoS₂ (Supplementary Fig. 2) using previously reported approach⁹. E-beam lithography (PMMA 495 A4) and vacuum metallization (Ti/Au, 50/50 nm) are then used to define the source, drain and gate electrodes. A thin layer of Ni/Au (5/10 nm) metal is then deposited across the gate stack to form the self-aligned source and drain electrodes. For the MoS₂ devices on flexible substrate, a layer of SU-8 photoresist is spin coated to reduce the surface roughness of flexible substrate before fabricating MoS₂ devices on it. The MoS₂ devices are annealed at 200 °C for 2 h. This annealing step improves the contacts between the self-aligned electrodes and reduces device resistance.

Device measurement. The d.c. electrical transport measurements are conducted with a Lakeshore vacuum probe station (Model TTP4) and a computer-controlled analogue-to-digital converter (National Instruments model 6030E), DL 1211 current preamplifier and/or Agilent 2902A SMU under vacuum conditions. The on-chip microwave measurements are carried out in the range of 50 MHz–30 GHz using Cascade RF probes and an Agilent 8361A network analyzer under ambient conditions. The measured S parameters are de-embedded using specific ‘short’ and ‘open’ structures with identical layout on the same substrate of the device to remove the parasitic capacitance and resistance associated with the pads and connections. In detail, for ‘open’ structure, the gate stacks are transferred on to desired substrate, followed by E-beam lithography and metallization (Ti/Au, 50/50 nm) process to define the source, drain and gate electrodes. A thin layer of Ni/Au metal with the same area as that of the actual device is then deposited across

the gate stack, in which the gate stack separates the Ni/Au thin film into two isolated regions that form the self-aligned source and drain electrodes precisely close to the gate stack. For ‘short’ structure, the stacks are transferred onto desired substrate, followed by the formation of gate and self-aligned source-drain electrodes. Then, the gate stacks and the self-aligned electrodes are shortened by a narrow strip of Ti/Au film. The ‘through’ and ‘load’ calibrations are done with standard calibration pad (Cascade CS-5). The integrated circuit measurements are carried out in Lakeshore probe station (Model TTP4) at room temperature by using an Agilent 81180B arbitrary waveform generator and Fluke 6062A-synthesized RF Signal Generator as the input source, and a Tektronix DPO 5204 oscilloscope (input impedance 1 M Ω) for the output signal detection.

SEM and TEM characterization. The microstructures and morphologies of the nanostructures are characterized by a JEOL 6700 SEM. The cross-section image of the self-aligned device is obtained by an FEI Titan TEM.

References

- Wang, Q. H., Kalantar-Zadeh, K., Kis, A., Coleman, J. N. & Strano, M. S. Electronics and optoelectronics of two-dimensional transition metal dichalcogenides. *Nat. Nanotechnol.* **7**, 699–712 (2012).
- Novoselov, K. S. *et al.* Two-dimensional atomic crystals. *Proc. Natl Acad. Sci. USA* **102**, 10451–10453 (2005).
- Radisavljevic, B., Radenovic, A., Brivio, J., Giacometti, V. & Kis, A. Single-layer MoS₂ transistors. *Nat. Nanotechnol.* **6**, 147–150 (2011).
- Fang, H. *et al.* Degenerate n-doping of few-layer transition metal dichalcogenides by Potassium. *Nano Lett.* **13**, 1991–1995 (2013).
- Radisavljevic, B. & Kis, A. Mobility engineering and a metal-insulator transition in monolayer MoS₂. *Nat. Mater.* **12**, 815–820 (2013).
- Yoon, Y., Ganapathi, K. & Salahuddin, S. How good can monolayer MoS₂ transistors be? *Nano Lett.* **11**, 3768–3773 (2011).
- Mak, K. F., Lee, C., Hone, J., Shan, J. & Heinz, T. F. Atomically thin MoS₂: a new direct-gap semiconductor. *Phys. Rev. Lett.* **105**, 136805 (2010).
- Splendiani, A. *et al.* Emerging photoluminescence in monolayer MoS₂. *Nano Lett.* **10**, 1271–1275 (2010).
- Cheng, R. *et al.* High-frequency self-aligned graphene transistors with transferred gate stacks. *Proc. Natl Acad. Sci. USA* **109**, 11588–11592 (2012).
- Wang, H. *et al.* Integrated circuits based on bilayer MoS₂ transistors. *Nano Lett.* **12**, 4674–4680 (2012).
- Chang, H. Y. *et al.* High-performance, highly bendable MoS₂ transistors with high- k dielectrics for flexible low-power systems. *ACS Nano* **7**, 5446–5452 (2013).
- Radisavljevic, B., Whitwick, M. B. & Kis, A. Integrated circuits and logic operations based on single-layer MoS₂. *ACS Nano* **5**, 9934–9938 (2011).
- Radisavljevic, B., Whitwick, M. B. & Kis, A. Small-signal amplifier based on single-layer MoS₂. *Appl. Phys. Lett.* **101**, 043103 (2012).
- Kim, S. *et al.* High-mobility and low-power thin-film transistors based on multilayer MoS₂ crystals. *Nat. Commun.* **3**, 1011 (2012).
- Lopez-Sanchez, O., Lembke, D., Kayci, M., Radenovic, A. & Kis, A. Ultrasensitive photodetectors based on monolayer MoS₂. *Nat. Nanotechnol.* **8**, 497–501 (2013).
- Yin, Z. Y. *et al.* Single-layer MoS₂ phototransistors. *ACS Nano* **6**, 74–80 (2012).
- Li, H. *et al.* Fabrication of single- and multilayer MoS₂ film-based field-effect transistors for sensing NO at room temperature. *Small* **8**, 63–67 (2012).
- Schwierz, F. Graphene transistors. *Nat. Nanotechnol.* **5**, 487–496 (2010).
- Jing, W. & Lundstrom, M. Does source-to-drain tunneling limit the ultimate scaling of MOSFETs? *IEDM Tech. Dig.* 707–710 (2002).
- Street, R. A. Thin-film transistors. *Adv. Mater.* **21**, 2007–2022 (2009).
- Forrest, S. R. The path to ubiquitous and low-cost organic electronic appliances on plastic. *Nature* **428**, 911–918 (2004).
- Dimitrakopoulos, C. D. & Mascaro, D. J. Organic thin-film transistors: a review of recent advances. *IBM J. Res. Dev.* **45**, 11–27 (2001).
- Fortunato, E., Barquinha, P. & Martins, R. Oxide semiconductor thin-film transistors: a review of recent advances. *Adv. Mater.* **24**, 2945–2986 (2012).
- Kamiya, T., Nomura, K. & Hosono, H. Present status of amorphous In–Ga–Zn–O thin-film transistors. *Sci. Technol. Adv. Mater.* **11**, 044305 (2010).
- Wu, Y. Q. *et al.* State-of-the-art graphene high-frequency electronics. *Nano Lett.* **12**, 3062–3067 (2012).
- Wang, X. R., Tabakman, S. M. & Dai, H. J. Atomic layer deposition of metal oxides on pristine and functionalized graphene. *J. Am. Chem. Soc.* **130**, 8152–8156 (2008).
- Yang, J. *et al.* Improved growth behavior of atomic-layer-deposited high- k dielectrics on multilayer MoS₂ by oxygen plasma pretreatment. *ACS Appl. Mater. Interfaces* **5**, 4739–4744 (2013).
- Fang, H. *et al.* High-performance single layered WSe₂ p-FETs with chemically doped contacts. *Nano Lett.* **12**, 3788–3792 (2012).
- Liu, H., Xu, K., Zhang, X. & Ye, P. D. The integration of high- k dielectric on two-dimensional crystals by atomic layer deposition. *Appl. Phys. Lett.* **100**, 152115 (2012).

30. Lee, C. *et al.* Anomalous lattice vibrations of single- and few-layer MoS₂. *ACS Nano* **4**, 2695–2700 (2010).
31. Liu, H. & Ye, P. D. D. MoS₂ dual-gate MOSFET With atomic-layer-deposited Al₂O₃ as top-gate dielectric. *IEEE Electron Device Lett.* **33**, 546–548 (2012).
32. Das, S., Chen, H.-Y., Penumatcha, A. V. & Appenzeller, J. High performance multilayer MoS₂ transistors with scandium contacts. *Nano Lett.* **13**, 100–105 (2013).
33. Li, S.-L. *et al.* Thickness-dependent interfacial Coulomb scattering in atomically thin field-effect transistors. *Nano Lett.* **13**, 3546–3552 (2013).
34. Bao, W., Cai, X., Kim, D., Sridhara, X. & Fuhrer, M. S. High mobility ambipolar MoS₂ field-effect transistors: substrate and dielectric effects. *Appl. Phys. Lett.* **102**, 042104 (2013).
35. Tsvitdis, Y. & McAndrew, C. *Operation and Modeling of the MOS Transistor* (Oxford University Press, 2010).
36. Sze, S. M. & Ng, K. K. *Physics of Semiconductor Devices* 3rd edn (Wiley-Interscience, 2006).
37. Lembke, D. & Kis, A. Breakdown of high-performance monolayer MoS₂ transistors. *ACS Nano* **6**, 10070–10075 (2012).
38. Liao, L. *et al.* High-speed graphene transistors with a self-aligned nanowire gate. *Nature* **467**, 305–308 (2010).
39. Koolen, M. C. A. M., Geelen, J. A. M. & Versleijen, M. P. J. G. An improved deembedding technique for on-wafer high-frequency characterization. *Proc. Bipolar Circuits Tech. Meet.* 188–191 (1991).
40. Lin, Y.-M. *et al.* 100-GHz transistors from wafer-scale epitaxial graphene. *Science* **332**, 1294–1297 (2010).
41. Lin, Y.-M. *et al.* Dual-gate graphene FETs with f_T of 50 GHz. *IEEE Electron Device Lett.* **31**, 68–70 (2010).
42. Wang, H. *et al.* BN/graphene/BN transistors for RF applications. *IEEE Electron Device Lett.* **32**, 1209–1211 (2011).
43. Kim, D. H. & del Alamo, J. A. 30-nm InAs pseudomorphic HEMTs on an InP substrate with a current-gain cutoff frequency of 628 GHz. *IEEE Electron Device Lett.* **29**, 830–833 (2008).
44. Wang, H. *et al.* Large-scale 2D electronics based on single-layer MoS₂ grown by chemical vapor deposition. *IEDM Tech. Dig.* 4.6.1–4.6.4 (2012).
45. Jan, C.-H. *et al.* RF CMOS technology scaling in high- k /metal gate era for RF SoC (system-on-chip) applications. *IEDM Tech. Dig.* 27.2.1–27.2.4 (2010).
46. Fiori, G., Szafrank, B. N., Iannaccone, G. & Neumaier, D. Velocity saturation in few-layer MoS₂ transistor. *Appl. Phys. Lett.* **103**, 233509 (2013).
47. Taur, Y. & Ning, T. H. *Fundamentals of Modern VLSI Devices* (Cambridge University Press, 1998).
48. Rogers, A. J., Someya, T. & Huang, Y. Materials and mechanics for stretchable electronics. *Science* **327**, 1603–1607 (2010).
49. Sun, Y. & Rogers, A. J. Inorganic semiconductors for flexible electronics. *Adv. Mater.* **19**, 1897–1916 (2007).
50. Lee, S., Lee, K., Liu, C.-H., Kulkarni, G. S. & Zhong, Z. Flexible and transparent all-graphene circuits for quaternary digital modulations. *Nat. Commun.* **3**, 1018 (2012).
51. Lee, J. *et al.* 25 GHz embedded-gate graphene transistors with high- k dielectrics on extremely flexible plastic sheets. *ACS Nano* **7**, 7744–7750 (2013).
52. Pu, J. *et al.* Highly flexible MoS₂ thin-film transistors with ion gel dielectrics. *Nano Lett.* **12**, 4013–4017 (2012).
53. Yoon, J. *et al.* Highly flexible and transparent multilayer MoS₂ transistors with graphene electrodes. *Small* **9**, 3295–3300 (2013).
54. Guo, Z. *et al.* Record maximum oscillation frequency in C-face epitaxial graphene transistors. *Nano Lett.* **13**, 942–947 (2013).
55. Feng, Z. H. *et al.* An ultra clean self-aligned process for high maximum oscillation frequency graphene transistors. *Carbon* **75**, 249–254 (2014).
56. Plouchart, J.-O. *et al.* A 243-GHz f_i and 208-GHz f_{max} 90-nm SOI CMOS SoC technology with low-power mmwave digital and RF circuit capability. *IEEE Trans. Electron Devices* **52**, 1370–1375 (2005).
57. Petrone, N., Meric, I., Hone, J. & Shepard, K. L. Graphene field-effect transistors with gigahertz-frequency power gain on flexible substrates. *Nano Lett.* **13**, 121–125 (2013).
58. Sun, L. *et al.* 12-GHz thin-film transistors on transferrable silicon nanomembranes for high-performance flexible electronics. *Small* **6**, 2553–2557 (2010).
59. Takahashi, T. *et al.* Parallel array InAs nanowire transistors for mechanically bendable, ultrahigh frequency electronics. *ACS Nano* **4**, 5855–5860 (2010).
60. Wang, C. *et al.* Self-aligned, extremely high frequency III – V metal-oxide-semiconductor field-effect transistors on rigid and flexible substrates. *Nano Lett.* **12**, 4140–4145 (2012).

Acknowledgements

We acknowledge the Nanoelectronics Research Facility (NRF) and Center for High Frequency Electronics (CHFE) at UCLA for technical support. X.D. acknowledges support by ONR Young Investigator Award N00014-12-1-0745. Y.H. acknowledges the NIH Director's New Innovator Award Program 1DP2OD007279.

Author contributions

X.D. and Y.H. conceived and supervised the research. R.C. performed most of the experiments including device fabrication, measurement and data analysis. S.J. contributed to device fabrication and AFM characterization. Y.C. contributed to TEM characterization. Y.L. contributed to circuit design. H.C.C. and H.W. contributed to temperature dependent measurement of MoS₂ with Ni/Au contact. X.D. and R.C. co-wrote the paper. All authors discussed the results and commented on the manuscript.

Additional information

Supplementary Information accompanies this paper at <http://www.nature.com/naturecommunications>

Competing financial interests: The authors declare no competing financial interests.

Reprints and permission information is available online at <http://npng.nature.com/reprintsandpermissions/>

How to cite this article: Cheng, R. *et al.* Few-layer molybdenum disulfide transistors and circuits for high-speed flexible electronics. *Nat. Commun.* 5:5143 doi: 10.1038/ncomms6143 (2014).